projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 14f4ac5) | patch
usb: dwc3: set SUSPHY bit for all cores
authorHuang Rui <ray.huang@amd.com>
Tue, 28 Oct 2014 11:54:35 +0000 (19:54 +0800)
committerFelipe Balbi <balbi@ti.com>
Mon, 3 Nov 2014 16:03:38 +0000 (10:03 -0600)
commit2164a476205ccc62c5874f95f3504b657fff5c04
tree6ddb9220c0e77851c50891f4cbbaa046a26e973atree | snapshot
parent14f4ac53dfb2321b07a0e690df797fba61102fa6commit | diff
usb: dwc3: set SUSPHY bit for all cores

It is recommended to set USB3 and USB2 SUSPHY bits to '1' after the core
initialization is completed above the dwc3 revision 1.94a.

Signed-off-by: Huang Rui <ray.huang@amd.com>
Signed-off-by: Felipe Balbi <balbi@ti.com>
drivers/usb/dwc3/core.c diff | blob | history
John Crispins staging tree