projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 44b12d4) | patch
soc: renesas: r8a77990-sysc: Add workaround for 3DG-{A,B}
authorYoshihiro Shimoda <yoshihiro.shimoda.uh@renesas.com>
Tue, 15 May 2018 12:07:39 +0000 (21:07 +0900)
committerSimon Horman <horms+renesas@verge.net.au>
Wed, 16 May 2018 08:57:44 +0000 (10:57 +0200)
commit086b399965a7ee7e50c3b3c57f2dba30ff0334b0
tree29a2376aa7de30d56d478c7f7a8aa796db6b32d3tree | snapshot
parent44b12d4311d7e296d178cbad019d0537de4f8890commit | diff
soc: renesas: r8a77990-sysc: Add workaround for 3DG-{A,B}

This patch adds workaround for 3DG-{A,B} of R-Car E3 ES1.0 because
the SoC has a restriction about the order.

Signed-off-by: Yoshihiro Shimoda <yoshihiro.shimoda.uh@renesas.com>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
drivers/soc/renesas/r8a77990-sysc.c diff | blob | history
John Crispins staging tree