projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: f355152) | patch
arm64: tlbflush: Introduce __flush_tlb_kernel_pgtable
authorChintan Pandya <cpandya@codeaurora.org>
Wed, 6 Jun 2018 07:01:20 +0000 (12:31 +0530)
committerWill Deacon <will.deacon@arm.com>
Fri, 6 Jul 2018 12:17:14 +0000 (13:17 +0100)
commit05f2d2f83b5a02a15b6538017f29ee53a73088fb
treee1217c55c4ebabbf5094fa0f7272854323badb0ftree | snapshot
parentf3551520416978111b422b7c177f6f1f6d75ff62commit | diff
arm64: tlbflush: Introduce __flush_tlb_kernel_pgtable

Add an interface to invalidate intermediate page tables
from TLB for kernel.

Acked-by: Will Deacon <will.deacon@arm.com>
Signed-off-by: Chintan Pandya <cpandya@codeaurora.org>
Signed-off-by: Will Deacon <will.deacon@arm.com>
arch/arm64/include/asm/tlbflush.h diff | blob | history
John Crispins staging tree