From: John Crispin Date: Sun, 4 Oct 2009 19:53:17 +0000 (+0000) Subject: adds pci support for rt288x X-Git-Url: http://git.lede-project.org./?a=commitdiff_plain;h=a70ef0c33764bc8cfc9f27403419a01a9dcebb78;p=openwrt%2Fstaging%2Fstintel.git adds pci support for rt288x SVN-Revision: 17855 --- diff --git a/target/linux/ramips/files/arch/mips/include/asm/mach-ralink/rt288x_pci.h b/target/linux/ramips/files/arch/mips/include/asm/mach-ralink/rt288x_pci.h new file mode 100644 index 0000000000..f73d7ac151 --- /dev/null +++ b/target/linux/ramips/files/arch/mips/include/asm/mach-ralink/rt288x_pci.h @@ -0,0 +1,19 @@ + +#ifdef CONFIG_PCI + +#define RT2880_PCI_SLOT1_BASE 0x20000000 +#define RALINK_PCI_BASE 0xA0440000 +#define RT2880_PCI_PCICFG_ADDR ((unsigned long*)(RALINK_PCI_BASE + 0x0000)) +#define RT2880_PCI_ARBCTL ((unsigned long*)(RALINK_PCI_BASE + 0x0080)) +#define RT2880_PCI_BAR0SETUP_ADDR ((unsigned long*)(RALINK_PCI_BASE + 0x0010)) +#define RT2880_PCI_CONFIG_ADDR ((unsigned long*)(RALINK_PCI_BASE + 0x0020)) +#define RT2880_PCI_CONFIG_DATA ((unsigned long*)(RALINK_PCI_BASE + 0x0024)) +#define RT2880_PCI_MEMBASE ((unsigned long*)(RALINK_PCI_BASE + 0x0028)) +#define RT2880_PCI_IOBASE ((unsigned long*)(RALINK_PCI_BASE + 0x002C)) +#define RT2880_PCI_IMBASEBAR0_ADDR ((unsigned long*)(RALINK_PCI_BASE + 0x0018)) +#define RT2880_PCI_ID ((unsigned long*)(RALINK_PCI_BASE + 0x0030)) +#define RT2880_PCI_CLASS ((unsigned long*)(RALINK_PCI_BASE + 0x0034)) +#define RT2880_PCI_SUBID ((unsigned long*)(RALINK_PCI_BASE + 0x0038)) +#define RT2880_PCI_PCIMSK_ADDR ((unsigned long*)(RALINK_PCI_BASE + 0x000C)) + +#endif diff --git a/target/linux/ramips/files/arch/mips/pci/ops-rt288x.c b/target/linux/ramips/files/arch/mips/pci/ops-rt288x.c new file mode 100644 index 0000000000..44dadc9af1 --- /dev/null +++ b/target/linux/ramips/files/arch/mips/pci/ops-rt288x.c @@ -0,0 +1,70 @@ +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#ifdef CONFIG_PCI + +#define PCI_ACCESS_READ 0 +#define PCI_ACCESS_WRITE 1 + +static int config_access(unsigned char access_type, struct pci_bus *bus, + unsigned int devfn, unsigned char where, u32 * data) +{ + unsigned int slot = PCI_SLOT(devfn); + unsigned int address; + u8 func = PCI_FUNC(devfn); + address = (bus->number << 16) | (slot << 11) | (func << 8) | (where& 0xfc) | 0x80000000; + writel(address, RT2880_PCI_CONFIG_ADDR); + if (access_type == PCI_ACCESS_WRITE) + writel(*data, RT2880_PCI_CONFIG_DATA); + else + *data = readl(RT2880_PCI_CONFIG_DATA); + return 0; +} + +int +pci_config_read(struct pci_bus *bus, unsigned int devfn, int where, int size, u32 * val) +{ + u32 data = 0; + if(config_access(PCI_ACCESS_READ, bus, devfn, where, &data)) + return PCIBIOS_DEVICE_NOT_FOUND; + if(size == 1) + *val = (data >> ((where & 3) << 3)) & 0xff; + else if(size == 2) + *val = (data >> ((where & 3) << 3)) & 0xffff; + else + *val = data; + return PCIBIOS_SUCCESSFUL; +} + +int +pci_config_write(struct pci_bus *bus, unsigned int devfn, + int where, int size, u32 val) +{ + u32 data = 0; + if(size == 4) + { + data = val; + } else { + if(config_access(PCI_ACCESS_READ, bus, devfn, where, &data)) + return PCIBIOS_DEVICE_NOT_FOUND; + if(size == 1) + data = (data & ~(0xff << ((where & 3) << 3))) | + (val << ((where & 3) << 3)); + else if(size == 2) + data = (data & ~(0xffff << ((where & 3) << 3))) | + (val << ((where & 3) << 3)); + } + if(config_access(PCI_ACCESS_WRITE, bus, devfn, where, &data)) + return PCIBIOS_DEVICE_NOT_FOUND; + return PCIBIOS_SUCCESSFUL; +} +#endif diff --git a/target/linux/ramips/files/arch/mips/pci/pci-rt288x.c b/target/linux/ramips/files/arch/mips/pci/pci-rt288x.c new file mode 100644 index 0000000000..8baefc3f25 --- /dev/null +++ b/target/linux/ramips/files/arch/mips/pci/pci-rt288x.c @@ -0,0 +1,134 @@ +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#ifdef CONFIG_PCI + +extern int pci_config_read(struct pci_bus *bus, unsigned int devfn, int where, int size, u32 *val); +extern int pci_config_write(struct pci_bus *bus, unsigned int devfn, int where, int size, u32 val); + +struct pci_ops rt2880_pci_ops = { + .read = pci_config_read, + .write = pci_config_write, +}; + +static struct resource pci_io_resource = { + .name = "pci MEM space", + .start = 0x20000000, + .end = 0x2FFFFFFF, + .flags = IORESOURCE_MEM, +}; + +static struct resource pci_mem_resource = { + .name = "pci IO space", + .start = 0x00460000, + .end = 0x0046FFFF, + .flags = IORESOURCE_IO, +}; + +struct pci_controller rt2880_controller = { + .pci_ops = &rt2880_pci_ops, + .mem_resource = &pci_io_resource, + .io_resource = &pci_mem_resource, + .mem_offset = 0x00000000UL, + .io_offset = 0x00000000UL, +}; + +void inline +read_config(unsigned long bus, unsigned long dev, unsigned long func, + unsigned long reg, unsigned long *val) +{ + unsigned long address = + (bus << 16) | (dev << 11) | (func << 8) | (reg & 0xfc) | 0x80000000; + writel(address, RT2880_PCI_CONFIG_ADDR); + *val = readl(RT2880_PCI_CONFIG_DATA); +} + +void inline +write_config(unsigned long bus, unsigned long dev, unsigned long func, + unsigned long reg, unsigned long val) +{ + unsigned long address = + (bus << 16) | (dev << 11) | (func << 8) | (reg & 0xfc) | 0x80000000; + writel(address, RT2880_PCI_CONFIG_ADDR); + writel(val, RT2880_PCI_CONFIG_DATA); +} + +int __init +pcibios_map_irq(const struct pci_dev *dev, u8 slot, u8 pin) +{ + u16 cmd; + unsigned long val; + int irq = -1; + if (dev->bus->number != 0) + return 0; + + switch(PCI_SLOT(dev->devfn)) + { + case 0x00: + write_config(0, 0, 0, PCI_BASE_ADDRESS_0, 0x08000000); + read_config(0, 0, 0, PCI_BASE_ADDRESS_0, &val); + break; + case 0x11: + irq = RT288X_CPU_IRQ_PCI; + break; + default: + printk("%s:%s[%d] trying to alloc unknown pci irq\n", __FILE__, __func__, __LINE__); + BUG(); + break; + } + + pci_write_config_byte((struct pci_dev*)dev, PCI_CACHE_LINE_SIZE, 0x14); + pci_write_config_byte((struct pci_dev*)dev, PCI_LATENCY_TIMER, 0xFF); + pci_read_config_word((struct pci_dev*)dev, PCI_COMMAND, &cmd); + cmd = cmd | PCI_COMMAND_MASTER | PCI_COMMAND_IO | PCI_COMMAND_MEMORY | + PCI_COMMAND_INVALIDATE | PCI_COMMAND_FAST_BACK | PCI_COMMAND_SERR | + PCI_COMMAND_WAIT | PCI_COMMAND_PARITY; + pci_write_config_word((struct pci_dev*)dev, PCI_COMMAND, cmd); + pci_write_config_byte((struct pci_dev*)dev, PCI_INTERRUPT_LINE, dev->irq); + return irq; +} + +int +init_rt2880pci(void) +{ + unsigned long val = 0; + int i; + writel(0, RT2880_PCI_PCICFG_ADDR); + for(i = 0; i < 0xfffff; i++) {} + writel(0x79, RT2880_PCI_ARBCTL); + writel(0x07FF0001, RT2880_PCI_BAR0SETUP_ADDR); + writel(RT2880_PCI_SLOT1_BASE, RT2880_PCI_MEMBASE); + writel(0x00460000, RT2880_PCI_IOBASE); + writel(0x08000000, RT2880_PCI_IMBASEBAR0_ADDR); + writel(0x08021814, RT2880_PCI_ID); + writel(0x00800001, RT2880_PCI_CLASS); + writel(0x28801814, RT2880_PCI_SUBID); + writel(0x000c0000, RT2880_PCI_PCIMSK_ADDR); + write_config(0, 0, 0, PCI_BASE_ADDRESS_0, 0x08000000); + read_config(0, 0, 0, PCI_BASE_ADDRESS_0, &val); + register_pci_controller(&rt2880_controller); + return 0; +} + +int +pcibios_plat_dev_init(struct pci_dev *dev) +{ + return 0; +} + +struct pci_fixup pcibios_fixups[] = { + {0} +}; + +arch_initcall(init_rt2880pci); + +#endif diff --git a/target/linux/ramips/rt288x/config-2.6.30 b/target/linux/ramips/rt288x/config-2.6.30 index db99f52247..eef494787d 100644 --- a/target/linux/ramips/rt288x/config-2.6.30 +++ b/target/linux/ramips/rt288x/config-2.6.30 @@ -108,6 +108,8 @@ CONFIG_MTD_PHYSMAP=y # CONFIG_NXP_STB220 is not set # CONFIG_NXP_STB225 is not set CONFIG_PAGEFLAGS_EXTENDED=y +CONFIG_PCI=y +CONFIG_PCI_DOMAINS=y # CONFIG_PCSPKR_PLATFORM is not set CONFIG_PHYLIB=y # CONFIG_PMC_MSP is not set