drm/amdgpu/soc15: add Raven golden setting

Add the common golden settings for Raven.

Signed-off-by: Chunming Zhou <David1.Zhou@amd.com>
Reviewed-by: Hawking Zhang <Hawking.Zhang@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>

diff --git a/drivers/gpu/drm/amd/amdgpu/soc15.c b/drivers/gpu/drm/amd/amdgpu/soc15.c
index 821b52f09f400ffb2f6709d9997437b9de852b1f..a9ea060a8d9cdc3c9069d58aebd617ae94531fbc 100644 (file)
--- a/drivers/gpu/drm/amd/amdgpu/soc15.c
+++ b/drivers/gpu/drm/amd/amdgpu/soc15.c
@@ -206,6 +206,10 @@ static const u32 vega10_golden_init[] =
 {
 };
 
+static const u32 raven_golden_init[] =
+{
+};
+
 static void soc15_init_golden_registers(struct amdgpu_device *adev)
 {
        /* Some of the registers might be dependent on GRBM_GFX_INDEX */
@@ -217,6 +221,11 @@ static void soc15_init_golden_registers(struct amdgpu_device *adev)
                                                 vega10_golden_init,
                                                 (const u32)ARRAY_SIZE(vega10_golden_init));
                break;
+       case CHIP_RAVEN:
+               amdgpu_program_register_sequence(adev,
+                                                raven_golden_init,
+                                                (const u32)ARRAY_SIZE(raven_golden_init));
+               break;
        default:
                break;
        }