projects
/
openwrt
/
staging
/
dangole.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
e4d9217
)
ramips: rt2880: fix pci cells definition
author
Mathias Kresin
<dev@kresin.me>
Mon, 26 Nov 2018 13:17:47 +0000
(14:17 +0100)
committer
Mathias Kresin
<dev@kresin.me>
Mon, 26 Nov 2018 14:54:22 +0000
(15:54 +0100)
Set the correct number of cells to fix "property has invalid length" dtc
compiler warnings.
Signed-off-by: Mathias Kresin <dev@kresin.me>
target/linux/ramips/dts/rt2880.dtsi
patch
|
blob
|
history
diff --git
a/target/linux/ramips/dts/rt2880.dtsi
b/target/linux/ramips/dts/rt2880.dtsi
index 0d7a97fafb86f3e6593b6e2d6d3782010032f83d..c163657eda95031f115764fecf83af895b2e221c 100644
(file)
--- a/
target/linux/ramips/dts/rt2880.dtsi
+++ b/
target/linux/ramips/dts/rt2880.dtsi
@@
-193,8
+193,8
@@
pci: pci@440000 {
compatible = "ralink,rt288x-pci";
reg = <0x00440000 0x20000>;
- #address-cells = <
1
>;
- #size-cells = <
1
>;
+ #address-cells = <
3
>;
+ #size-cells = <
2
>;
status = "disabled";
};