projects
/
openwrt
/
staging
/
blogic.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
947e7dc
)
arch/tile: rename ARCH_KMALLOC_MINALIGN to ARCH_DMA_MINALIGN
author
Chris Metcalf
<cmetcalf@tilera.com>
Sat, 14 Aug 2010 00:43:39 +0000
(20:43 -0400)
committer
Chris Metcalf
<cmetcalf@tilera.com>
Sun, 15 Aug 2010 15:05:33 +0000
(11:05 -0400)
See commit
a6eb9fe105d5de0053b261148cee56c94b4720ca
.
Signed-off-by: Chris Metcalf <cmetcalf@tilera.com>
Acked-by: FUJITA Tomonori <fujita.tomonori@lab.ntt.co.jp>
arch/tile/include/asm/cache.h
patch
|
blob
|
history
diff --git
a/arch/tile/include/asm/cache.h
b/arch/tile/include/asm/cache.h
index f6101840c9e73f7a3f8c7ea21b8f1f57e82f14b7..08a2815b5e4e7c9b6456b3c8c4d4d165bfc0db6c 100644
(file)
--- a/
arch/tile/include/asm/cache.h
+++ b/
arch/tile/include/asm/cache.h
@@
-27,11
+27,10
@@
#define L2_CACHE_ALIGN(x) (((x)+(L2_CACHE_BYTES-1)) & -L2_CACHE_BYTES)
/*
- * TILE-Gx is fully coherents so we don't need to define
- * ARCH_KMALLOC_MINALIGN.
+ * TILE-Gx is fully coherent so we don't need to define ARCH_DMA_MINALIGN.
*/
#ifndef __tilegx__
-#define ARCH_
KMALLOC_MINALIGN
L2_CACHE_BYTES
+#define ARCH_
DMA_MINALIGN
L2_CACHE_BYTES
#endif
/* use the cache line size for the L2, which is where it counts */