projects
/
openwrt
/
staging
/
stintel.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
cc14273
)
ralink: add pci bidge node to mt7620a dts file
author
John Crispin
<john@openwrt.org>
Mon, 3 Nov 2014 20:20:46 +0000
(20:20 +0000)
committer
John Crispin
<john@openwrt.org>
Mon, 3 Nov 2014 20:20:46 +0000
(20:20 +0000)
Signed-off-by: John Crispin <blogic@openwrt.org>
SVN-Revision: 43172
target/linux/ramips/dts/mt7620a.dtsi
patch
|
blob
|
history
diff --git
a/target/linux/ramips/dts/mt7620a.dtsi
b/target/linux/ramips/dts/mt7620a.dtsi
index 9d077ee590fcbc29791cf3105e4c75edd4dfca65..cc6177c2e4f5070d3b87de94919eeebd07c43bb1 100644
(file)
--- a/
target/linux/ramips/dts/mt7620a.dtsi
+++ b/
target/linux/ramips/dts/mt7620a.dtsi
@@
-441,6
+441,11
@@
interrupts = <4>;
status = "disabled";
+
+ pcie-bridge {
+ reg = <0x0000 0 0 0 0>;
+ device_type = "pci";
+ };
};
wmac@10180000 {