projects
/
openwrt
/
staging
/
lynxis.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
9940948
)
use the righ value in the DSP clock calculation
author
Gabor Juhos
<juhosg@openwrt.org>
Mon, 12 May 2008 11:56:21 +0000
(11:56 +0000)
committer
Gabor Juhos
<juhosg@openwrt.org>
Mon, 12 May 2008 11:56:21 +0000
(11:56 +0000)
SVN-Revision: 11123
target/linux/ar7/files/arch/mips/ar7/clock.c
patch
|
blob
|
history
diff --git
a/target/linux/ar7/files/arch/mips/ar7/clock.c
b/target/linux/ar7/files/arch/mips/ar7/clock.c
index ff4b5816e72649c434f4a8405eb257469eca38df..25e6b7326c391eac75662363852faece3e4effc2 100644
(file)
--- a/
target/linux/ar7/files/arch/mips/ar7/clock.c
+++ b/
target/linux/ar7/files/arch/mips/ar7/clock.c
@@
-437,7
+437,7
@@
static void __init tnetd7200_init_clocks(void)
printk(KERN_INFO "Clocks: Sync 1:1 mode\n");
printk(KERN_INFO "Clocks: Setting DSP clock\n");
- calculate(dsp_base, TNETD7200_DEF_
CPU
_CLK, &dsp_prediv,
+ calculate(dsp_base, TNETD7200_DEF_
DSP
_CLK, &dsp_prediv,
&dsp_postdiv, &dsp_mul);
ar7_bus_clock = ((dsp_base / dsp_prediv) * dsp_mul)
/ dsp_postdiv;