projects
/
openwrt
/
staging
/
dedeckeh.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
a636920
)
ath79: fix eth pll for ar913x
author
Chuanhong Guo
<gch981213@gmail.com>
Sat, 11 Aug 2018 13:42:10 +0000
(21:42 +0800)
committer
Mathias Kresin
<dev@kresin.me>
Sat, 11 Aug 2018 19:46:18 +0000
(21:46 +0200)
PLL node is missing syscon in compatible string.
Signed-off-by: Chuanhong Guo <gch981213@gmail.com>
target/linux/ath79/dts/ar9132.dtsi
patch
|
blob
|
history
diff --git
a/target/linux/ath79/dts/ar9132.dtsi
b/target/linux/ath79/dts/ar9132.dtsi
index f3105e330de13c0d5f6a40c88d1107f763bca2e1..01572c022e03d2042735f8c87565df4ca13de566 100644
(file)
--- a/
target/linux/ath79/dts/ar9132.dtsi
+++ b/
target/linux/ath79/dts/ar9132.dtsi
@@
-93,7
+93,7
@@
pll: pll-controller@18050000 {
compatible = "qca,ar9132-pll",
- "qca,ar9130-pll";
+ "qca,ar9130-pll"
, "syscon"
;
reg = <0x18050000 0x20>;
clock-names = "ref";