projects
/
openwrt
/
staging
/
stintel.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
66daf1e
)
EASY80920 has 2 usb ports
author
John Crispin
<john@openwrt.org>
Sat, 15 Dec 2012 11:01:11 +0000
(11:01 +0000)
committer
John Crispin
<john@openwrt.org>
Sat, 15 Dec 2012 11:01:11 +0000
(11:01 +0000)
SVN-Revision: 34701
target/linux/lantiq/image/EASY80920.dtsi
patch
|
blob
|
history
diff --git
a/target/linux/lantiq/image/EASY80920.dtsi
b/target/linux/lantiq/image/EASY80920.dtsi
index 660f3cfdfee7324da3e3d718e80c9a8398573714..d4a922d3fba9b8cc47cc95d6f6756f2602180bd5 100644
(file)
--- a/
target/linux/lantiq/image/EASY80920.dtsi
+++ b/
target/linux/lantiq/image/EASY80920.dtsi
@@
-247,7
+247,8
@@
ifxhcd@E101000 {
status = "okay";
gpios = <&gpio 33 0>;
- };
+ lantiq,portmask = <0x3>;
+ };
pci@E105400 {
#address-cells = <3>;