/* HI firmware patches */
#define HI_TR_FUNC_ADDR HI_IF_RAM_USR_BEGIN__A
-#define HI_TR_FUNC_SIZE 9 /* size of this function in instruction words */
-
-u8_t DRXD_InitAtomicRead[] =
-{
- WRBLOCK(HI_TR_FUNC_ADDR,HI_TR_FUNC_SIZE),
- 0x26, 0x00, /* 0 -> ring.rdy; */
- 0x60, 0x04, /* r0rami.dt -> ring.xba; */
- 0x61, 0x04, /* r0rami.dt -> ring.xad; */
- 0xE3, 0x07, /* HI_RA_RAM_USR_BEGIN -> ring.iad; */
- 0x40, 0x00, /* (long immediate) */
- 0x64, 0x04, /* r0rami.dt -> ring.len; */
- 0x65, 0x04, /* r0rami.dt -> ring.ctl; */
- 0x26, 0x00, /* 0 -> ring.rdy; */
- 0x38, 0x00, /* 0 -> jumps.ad; */
- END_OF_TABLE
+#define HI_TR_FUNC_SIZE 9 /* size of this function in instruction words */
+
+u8_t DRXD_InitAtomicRead[] = {
+ WRBLOCK(HI_TR_FUNC_ADDR, HI_TR_FUNC_SIZE),
+ 0x26, 0x00, /* 0 -> ring.rdy; */
+ 0x60, 0x04, /* r0rami.dt -> ring.xba; */
+ 0x61, 0x04, /* r0rami.dt -> ring.xad; */
+ 0xE3, 0x07, /* HI_RA_RAM_USR_BEGIN -> ring.iad; */
+ 0x40, 0x00, /* (long immediate) */
+ 0x64, 0x04, /* r0rami.dt -> ring.len; */
+ 0x65, 0x04, /* r0rami.dt -> ring.ctl; */
+ 0x26, 0x00, /* 0 -> ring.rdy; */
+ 0x38, 0x00, /* 0 -> jumps.ad; */
+ END_OF_TABLE
};
/* Pins D0 and D1 of the parallel MPEG output can be used
to set the I2C address of a device. */
#define HI_RST_FUNC_ADDR ( HI_IF_RAM_USR_BEGIN__A + HI_TR_FUNC_SIZE)
-#define HI_RST_FUNC_SIZE 54 /* size of this function in instruction words */
+#define HI_RST_FUNC_SIZE 54 /* size of this function in instruction words */
/* D0 Version */
-u8_t DRXD_HiI2cPatch_1[] =
-{
- WRBLOCK(HI_RST_FUNC_ADDR,HI_RST_FUNC_SIZE),
- 0xC8, 0x07, 0x01, 0x00, /* MASK -> reg0.dt; */
- 0xE0, 0x07, 0x15, 0x02, /* (EC__BLK << 6) + EC_OC_REG__BNK -> ring.xba; */
- 0xE1, 0x07, 0x12, 0x00, /* EC_OC_REG_OC_MPG_SIO__A -> ring.xad; */
- 0xA2, 0x00, /* M_BNK_ID_DAT -> ring.iba; */
- 0x23, 0x00, /* &data -> ring.iad; */
- 0x24, 0x00, /* 0 -> ring.len; */
- 0xA5, 0x02, /* M_RC_CTR_SWAP | M_RC_CTR_READ -> ring.ctl; */
- 0x26, 0x00, /* 0 -> ring.rdy; */
- 0x42, 0x00, /* &data+1 -> w0ram.ad; */
- 0xC0, 0x07, 0xFF, 0x0F, /* -1 -> w0ram.dt; */
- 0x63, 0x00, /* &data+1 -> ring.iad; */
- 0x65, 0x02, /* M_RC_CTR_SWAP | M_RC_CTR_WRITE -> ring.ctl; */
- 0x26, 0x00, /* 0 -> ring.rdy; */
- 0xE1, 0x07, 0x38, 0x00, /* EC_OC_REG_OCR_MPG_USR_DAT__A -> ring.xad; */
- 0xA5, 0x02, /* M_RC_CTR_SWAP | M_RC_CTR_READ -> ring.ctl; */
- 0x26, 0x00, /* 0 -> ring.rdy; */
- 0xE1, 0x07, 0x12, 0x00, /* EC_OC_REG_OC_MPG_SIO__A -> ring.xad; */
- 0x23, 0x00, /* &data -> ring.iad; */
- 0x65, 0x02, /* M_RC_CTR_SWAP | M_RC_CTR_WRITE -> ring.ctl; */
- 0x26, 0x00, /* 0 -> ring.rdy; */
- 0x42, 0x00, /* &data+1 -> w0ram.ad; */
- 0x0F, 0x04, /* r0ram.dt -> and.op; */
- 0x1C, 0x06, /* reg0.dt -> and.tr; */
- 0xCF, 0x04, /* and.rs -> add.op; */
- 0xD0, 0x07, 0x70, 0x00, /* DEF_DEV_ID -> add.tr; */
- 0xD0, 0x04, /* add.rs -> add.tr; */
- 0xC8, 0x04, /* add.rs -> reg0.dt; */
- 0x60, 0x00, /* reg0.dt -> w0ram.dt; */
- 0xC2, 0x07, 0x10, 0x00, /* SLV0_BASE -> w0rami.ad; */
- 0x01, 0x00, /* 0 -> w0rami.dt; */
- 0x01, 0x06, /* reg0.dt -> w0rami.dt; */
- 0xC2, 0x07, 0x20, 0x00, /* SLV1_BASE -> w0rami.ad; */
- 0x01, 0x00, /* 0 -> w0rami.dt; */
- 0x01, 0x06, /* reg0.dt -> w0rami.dt; */
- 0xC2, 0x07, 0x30, 0x00, /* CMD_BASE -> w0rami.ad; */
- 0x01, 0x00, /* 0 -> w0rami.dt; */
- 0x01, 0x00, /* 0 -> w0rami.dt; */
- 0x01, 0x00, /* 0 -> w0rami.dt; */
- 0x68, 0x00, /* M_IC_SEL_PT1 -> i2c.sel; */
- 0x29, 0x00, /* M_IC_CMD_RESET -> i2c.cmd; */
- 0x28, 0x00, /* M_IC_SEL_PT0 -> i2c.sel; */
- 0x29, 0x00, /* M_IC_CMD_RESET -> i2c.cmd; */
- 0xF8, 0x07, 0x2F, 0x00, /* 0x2F -> jumps.ad; */
-
- WR16((B_HI_IF_RAM_TRP_BPT0__AX+((2*0)+1)),(u16_t)(HI_RST_FUNC_ADDR & 0x3FF)),
- WR16((B_HI_IF_RAM_TRP_BPT0__AX+((2*1)+1)),(u16_t)(HI_RST_FUNC_ADDR & 0x3FF)),
- WR16((B_HI_IF_RAM_TRP_BPT0__AX+((2*2)+1)),(u16_t)(HI_RST_FUNC_ADDR & 0x3FF)),
- WR16((B_HI_IF_RAM_TRP_BPT0__AX+((2*3)+1)),(u16_t)(HI_RST_FUNC_ADDR & 0x3FF)),
-
- /* Force quick and dirty reset */
- WR16(B_HI_CT_REG_COMM_STATE__A,0),
- END_OF_TABLE
+u8_t DRXD_HiI2cPatch_1[] = {
+ WRBLOCK(HI_RST_FUNC_ADDR, HI_RST_FUNC_SIZE),
+ 0xC8, 0x07, 0x01, 0x00, /* MASK -> reg0.dt; */
+ 0xE0, 0x07, 0x15, 0x02, /* (EC__BLK << 6) + EC_OC_REG__BNK -> ring.xba; */
+ 0xE1, 0x07, 0x12, 0x00, /* EC_OC_REG_OC_MPG_SIO__A -> ring.xad; */
+ 0xA2, 0x00, /* M_BNK_ID_DAT -> ring.iba; */
+ 0x23, 0x00, /* &data -> ring.iad; */
+ 0x24, 0x00, /* 0 -> ring.len; */
+ 0xA5, 0x02, /* M_RC_CTR_SWAP | M_RC_CTR_READ -> ring.ctl; */
+ 0x26, 0x00, /* 0 -> ring.rdy; */
+ 0x42, 0x00, /* &data+1 -> w0ram.ad; */
+ 0xC0, 0x07, 0xFF, 0x0F, /* -1 -> w0ram.dt; */
+ 0x63, 0x00, /* &data+1 -> ring.iad; */
+ 0x65, 0x02, /* M_RC_CTR_SWAP | M_RC_CTR_WRITE -> ring.ctl; */
+ 0x26, 0x00, /* 0 -> ring.rdy; */
+ 0xE1, 0x07, 0x38, 0x00, /* EC_OC_REG_OCR_MPG_USR_DAT__A -> ring.xad; */
+ 0xA5, 0x02, /* M_RC_CTR_SWAP | M_RC_CTR_READ -> ring.ctl; */
+ 0x26, 0x00, /* 0 -> ring.rdy; */
+ 0xE1, 0x07, 0x12, 0x00, /* EC_OC_REG_OC_MPG_SIO__A -> ring.xad; */
+ 0x23, 0x00, /* &data -> ring.iad; */
+ 0x65, 0x02, /* M_RC_CTR_SWAP | M_RC_CTR_WRITE -> ring.ctl; */
+ 0x26, 0x00, /* 0 -> ring.rdy; */
+ 0x42, 0x00, /* &data+1 -> w0ram.ad; */
+ 0x0F, 0x04, /* r0ram.dt -> and.op; */
+ 0x1C, 0x06, /* reg0.dt -> and.tr; */
+ 0xCF, 0x04, /* and.rs -> add.op; */
+ 0xD0, 0x07, 0x70, 0x00, /* DEF_DEV_ID -> add.tr; */
+ 0xD0, 0x04, /* add.rs -> add.tr; */
+ 0xC8, 0x04, /* add.rs -> reg0.dt; */
+ 0x60, 0x00, /* reg0.dt -> w0ram.dt; */
+ 0xC2, 0x07, 0x10, 0x00, /* SLV0_BASE -> w0rami.ad; */
+ 0x01, 0x00, /* 0 -> w0rami.dt; */
+ 0x01, 0x06, /* reg0.dt -> w0rami.dt; */
+ 0xC2, 0x07, 0x20, 0x00, /* SLV1_BASE -> w0rami.ad; */
+ 0x01, 0x00, /* 0 -> w0rami.dt; */
+ 0x01, 0x06, /* reg0.dt -> w0rami.dt; */
+ 0xC2, 0x07, 0x30, 0x00, /* CMD_BASE -> w0rami.ad; */
+ 0x01, 0x00, /* 0 -> w0rami.dt; */
+ 0x01, 0x00, /* 0 -> w0rami.dt; */
+ 0x01, 0x00, /* 0 -> w0rami.dt; */
+ 0x68, 0x00, /* M_IC_SEL_PT1 -> i2c.sel; */
+ 0x29, 0x00, /* M_IC_CMD_RESET -> i2c.cmd; */
+ 0x28, 0x00, /* M_IC_SEL_PT0 -> i2c.sel; */
+ 0x29, 0x00, /* M_IC_CMD_RESET -> i2c.cmd; */
+ 0xF8, 0x07, 0x2F, 0x00, /* 0x2F -> jumps.ad; */
+
+ WR16((B_HI_IF_RAM_TRP_BPT0__AX + ((2 * 0) + 1)),
+ (u16_t) (HI_RST_FUNC_ADDR & 0x3FF)),
+ WR16((B_HI_IF_RAM_TRP_BPT0__AX + ((2 * 1) + 1)),
+ (u16_t) (HI_RST_FUNC_ADDR & 0x3FF)),
+ WR16((B_HI_IF_RAM_TRP_BPT0__AX + ((2 * 2) + 1)),
+ (u16_t) (HI_RST_FUNC_ADDR & 0x3FF)),
+ WR16((B_HI_IF_RAM_TRP_BPT0__AX + ((2 * 3) + 1)),
+ (u16_t) (HI_RST_FUNC_ADDR & 0x3FF)),
+
+ /* Force quick and dirty reset */
+ WR16(B_HI_CT_REG_COMM_STATE__A, 0),
+ END_OF_TABLE
};
/* D0,D1 Version */
-u8_t DRXD_HiI2cPatch_3[] =
-{
- WRBLOCK(HI_RST_FUNC_ADDR,HI_RST_FUNC_SIZE),
- 0xC8, 0x07, 0x03, 0x00, /* MASK -> reg0.dt; */
- 0xE0, 0x07, 0x15, 0x02, /* (EC__BLK << 6) + EC_OC_REG__BNK -> ring.xba; */
- 0xE1, 0x07, 0x12, 0x00, /* EC_OC_REG_OC_MPG_SIO__A -> ring.xad; */
- 0xA2, 0x00, /* M_BNK_ID_DAT -> ring.iba; */
- 0x23, 0x00, /* &data -> ring.iad; */
- 0x24, 0x00, /* 0 -> ring.len; */
- 0xA5, 0x02, /* M_RC_CTR_SWAP | M_RC_CTR_READ -> ring.ctl; */
- 0x26, 0x00, /* 0 -> ring.rdy; */
- 0x42, 0x00, /* &data+1 -> w0ram.ad; */
- 0xC0, 0x07, 0xFF, 0x0F, /* -1 -> w0ram.dt; */
- 0x63, 0x00, /* &data+1 -> ring.iad; */
- 0x65, 0x02, /* M_RC_CTR_SWAP | M_RC_CTR_WRITE -> ring.ctl; */
- 0x26, 0x00, /* 0 -> ring.rdy; */
- 0xE1, 0x07, 0x38, 0x00, /* EC_OC_REG_OCR_MPG_USR_DAT__A -> ring.xad; */
- 0xA5, 0x02, /* M_RC_CTR_SWAP | M_RC_CTR_READ -> ring.ctl; */
- 0x26, 0x00, /* 0 -> ring.rdy; */
- 0xE1, 0x07, 0x12, 0x00, /* EC_OC_REG_OC_MPG_SIO__A -> ring.xad; */
- 0x23, 0x00, /* &data -> ring.iad; */
- 0x65, 0x02, /* M_RC_CTR_SWAP | M_RC_CTR_WRITE -> ring.ctl; */
- 0x26, 0x00, /* 0 -> ring.rdy; */
- 0x42, 0x00, /* &data+1 -> w0ram.ad; */
- 0x0F, 0x04, /* r0ram.dt -> and.op; */
- 0x1C, 0x06, /* reg0.dt -> and.tr; */
- 0xCF, 0x04, /* and.rs -> add.op; */
- 0xD0, 0x07, 0x70, 0x00, /* DEF_DEV_ID -> add.tr; */
- 0xD0, 0x04, /* add.rs -> add.tr; */
- 0xC8, 0x04, /* add.rs -> reg0.dt; */
- 0x60, 0x00, /* reg0.dt -> w0ram.dt; */
- 0xC2, 0x07, 0x10, 0x00, /* SLV0_BASE -> w0rami.ad; */
- 0x01, 0x00, /* 0 -> w0rami.dt; */
- 0x01, 0x06, /* reg0.dt -> w0rami.dt; */
- 0xC2, 0x07, 0x20, 0x00, /* SLV1_BASE -> w0rami.ad; */
- 0x01, 0x00, /* 0 -> w0rami.dt; */
- 0x01, 0x06, /* reg0.dt -> w0rami.dt; */
- 0xC2, 0x07, 0x30, 0x00, /* CMD_BASE -> w0rami.ad; */
- 0x01, 0x00, /* 0 -> w0rami.dt; */
- 0x01, 0x00, /* 0 -> w0rami.dt; */
- 0x01, 0x00, /* 0 -> w0rami.dt; */
- 0x68, 0x00, /* M_IC_SEL_PT1 -> i2c.sel; */
- 0x29, 0x00, /* M_IC_CMD_RESET -> i2c.cmd; */
- 0x28, 0x00, /* M_IC_SEL_PT0 -> i2c.sel; */
- 0x29, 0x00, /* M_IC_CMD_RESET -> i2c.cmd; */
- 0xF8, 0x07, 0x2F, 0x00, /* 0x2F -> jumps.ad; */
-
- WR16((B_HI_IF_RAM_TRP_BPT0__AX+((2*0)+1)),(u16_t)(HI_RST_FUNC_ADDR & 0x3FF)),
- WR16((B_HI_IF_RAM_TRP_BPT0__AX+((2*1)+1)),(u16_t)(HI_RST_FUNC_ADDR & 0x3FF)),
- WR16((B_HI_IF_RAM_TRP_BPT0__AX+((2*2)+1)),(u16_t)(HI_RST_FUNC_ADDR & 0x3FF)),
- WR16((B_HI_IF_RAM_TRP_BPT0__AX+((2*3)+1)),(u16_t)(HI_RST_FUNC_ADDR & 0x3FF)),
-
- /* Force quick and dirty reset */
- WR16(B_HI_CT_REG_COMM_STATE__A,0),
- END_OF_TABLE
+u8_t DRXD_HiI2cPatch_3[] = {
+ WRBLOCK(HI_RST_FUNC_ADDR, HI_RST_FUNC_SIZE),
+ 0xC8, 0x07, 0x03, 0x00, /* MASK -> reg0.dt; */
+ 0xE0, 0x07, 0x15, 0x02, /* (EC__BLK << 6) + EC_OC_REG__BNK -> ring.xba; */
+ 0xE1, 0x07, 0x12, 0x00, /* EC_OC_REG_OC_MPG_SIO__A -> ring.xad; */
+ 0xA2, 0x00, /* M_BNK_ID_DAT -> ring.iba; */
+ 0x23, 0x00, /* &data -> ring.iad; */
+ 0x24, 0x00, /* 0 -> ring.len; */
+ 0xA5, 0x02, /* M_RC_CTR_SWAP | M_RC_CTR_READ -> ring.ctl; */
+ 0x26, 0x00, /* 0 -> ring.rdy; */
+ 0x42, 0x00, /* &data+1 -> w0ram.ad; */
+ 0xC0, 0x07, 0xFF, 0x0F, /* -1 -> w0ram.dt; */
+ 0x63, 0x00, /* &data+1 -> ring.iad; */
+ 0x65, 0x02, /* M_RC_CTR_SWAP | M_RC_CTR_WRITE -> ring.ctl; */
+ 0x26, 0x00, /* 0 -> ring.rdy; */
+ 0xE1, 0x07, 0x38, 0x00, /* EC_OC_REG_OCR_MPG_USR_DAT__A -> ring.xad; */
+ 0xA5, 0x02, /* M_RC_CTR_SWAP | M_RC_CTR_READ -> ring.ctl; */
+ 0x26, 0x00, /* 0 -> ring.rdy; */
+ 0xE1, 0x07, 0x12, 0x00, /* EC_OC_REG_OC_MPG_SIO__A -> ring.xad; */
+ 0x23, 0x00, /* &data -> ring.iad; */
+ 0x65, 0x02, /* M_RC_CTR_SWAP | M_RC_CTR_WRITE -> ring.ctl; */
+ 0x26, 0x00, /* 0 -> ring.rdy; */
+ 0x42, 0x00, /* &data+1 -> w0ram.ad; */
+ 0x0F, 0x04, /* r0ram.dt -> and.op; */
+ 0x1C, 0x06, /* reg0.dt -> and.tr; */
+ 0xCF, 0x04, /* and.rs -> add.op; */
+ 0xD0, 0x07, 0x70, 0x00, /* DEF_DEV_ID -> add.tr; */
+ 0xD0, 0x04, /* add.rs -> add.tr; */
+ 0xC8, 0x04, /* add.rs -> reg0.dt; */
+ 0x60, 0x00, /* reg0.dt -> w0ram.dt; */
+ 0xC2, 0x07, 0x10, 0x00, /* SLV0_BASE -> w0rami.ad; */
+ 0x01, 0x00, /* 0 -> w0rami.dt; */
+ 0x01, 0x06, /* reg0.dt -> w0rami.dt; */
+ 0xC2, 0x07, 0x20, 0x00, /* SLV1_BASE -> w0rami.ad; */
+ 0x01, 0x00, /* 0 -> w0rami.dt; */
+ 0x01, 0x06, /* reg0.dt -> w0rami.dt; */
+ 0xC2, 0x07, 0x30, 0x00, /* CMD_BASE -> w0rami.ad; */
+ 0x01, 0x00, /* 0 -> w0rami.dt; */
+ 0x01, 0x00, /* 0 -> w0rami.dt; */
+ 0x01, 0x00, /* 0 -> w0rami.dt; */
+ 0x68, 0x00, /* M_IC_SEL_PT1 -> i2c.sel; */
+ 0x29, 0x00, /* M_IC_CMD_RESET -> i2c.cmd; */
+ 0x28, 0x00, /* M_IC_SEL_PT0 -> i2c.sel; */
+ 0x29, 0x00, /* M_IC_CMD_RESET -> i2c.cmd; */
+ 0xF8, 0x07, 0x2F, 0x00, /* 0x2F -> jumps.ad; */
+
+ WR16((B_HI_IF_RAM_TRP_BPT0__AX + ((2 * 0) + 1)),
+ (u16_t) (HI_RST_FUNC_ADDR & 0x3FF)),
+ WR16((B_HI_IF_RAM_TRP_BPT0__AX + ((2 * 1) + 1)),
+ (u16_t) (HI_RST_FUNC_ADDR & 0x3FF)),
+ WR16((B_HI_IF_RAM_TRP_BPT0__AX + ((2 * 2) + 1)),
+ (u16_t) (HI_RST_FUNC_ADDR & 0x3FF)),
+ WR16((B_HI_IF_RAM_TRP_BPT0__AX + ((2 * 3) + 1)),
+ (u16_t) (HI_RST_FUNC_ADDR & 0x3FF)),
+
+ /* Force quick and dirty reset */
+ WR16(B_HI_CT_REG_COMM_STATE__A, 0),
+ END_OF_TABLE
};
-u8_t DRXD_ResetCEFR[] =
-{
- WRBLOCK(CE_REG_FR_TREAL00__A, 57),
- 0x52,0x00, /* CE_REG_FR_TREAL00__A */
- 0x00,0x00, /* CE_REG_FR_TIMAG00__A */
- 0x52,0x00, /* CE_REG_FR_TREAL01__A */
- 0x00,0x00, /* CE_REG_FR_TIMAG01__A */
- 0x52,0x00, /* CE_REG_FR_TREAL02__A */
- 0x00,0x00, /* CE_REG_FR_TIMAG02__A */
- 0x52,0x00, /* CE_REG_FR_TREAL03__A */
- 0x00,0x00, /* CE_REG_FR_TIMAG03__A */
- 0x52,0x00, /* CE_REG_FR_TREAL04__A */
- 0x00,0x00, /* CE_REG_FR_TIMAG04__A */
- 0x52,0x00, /* CE_REG_FR_TREAL05__A */
- 0x00,0x00, /* CE_REG_FR_TIMAG05__A */
- 0x52,0x00, /* CE_REG_FR_TREAL06__A */
- 0x00,0x00, /* CE_REG_FR_TIMAG06__A */
- 0x52,0x00, /* CE_REG_FR_TREAL07__A */
- 0x00,0x00, /* CE_REG_FR_TIMAG07__A */
- 0x52,0x00, /* CE_REG_FR_TREAL08__A */
- 0x00,0x00, /* CE_REG_FR_TIMAG08__A */
- 0x52,0x00, /* CE_REG_FR_TREAL09__A */
- 0x00,0x00, /* CE_REG_FR_TIMAG09__A */
- 0x52,0x00, /* CE_REG_FR_TREAL10__A */
- 0x00,0x00, /* CE_REG_FR_TIMAG10__A */
- 0x52,0x00, /* CE_REG_FR_TREAL11__A */
- 0x00,0x00, /* CE_REG_FR_TIMAG11__A */
-
- 0x52,0x00, /* CE_REG_FR_MID_TAP__A */
-
- 0x0B,0x00, /* CE_REG_FR_SQS_G00__A */
- 0x0B,0x00, /* CE_REG_FR_SQS_G01__A */
- 0x0B,0x00, /* CE_REG_FR_SQS_G02__A */
- 0x0B,0x00, /* CE_REG_FR_SQS_G03__A */
- 0x0B,0x00, /* CE_REG_FR_SQS_G04__A */
- 0x0B,0x00, /* CE_REG_FR_SQS_G05__A */
- 0x0B,0x00, /* CE_REG_FR_SQS_G06__A */
- 0x0B,0x00, /* CE_REG_FR_SQS_G07__A */
- 0x0B,0x00, /* CE_REG_FR_SQS_G08__A */
- 0x0B,0x00, /* CE_REG_FR_SQS_G09__A */
- 0x0B,0x00, /* CE_REG_FR_SQS_G10__A */
- 0x0B,0x00, /* CE_REG_FR_SQS_G11__A */
- 0x0B,0x00, /* CE_REG_FR_SQS_G12__A */
-
- 0xFF,0x01, /* CE_REG_FR_RIO_G00__A */
- 0x90,0x01, /* CE_REG_FR_RIO_G01__A */
- 0x0B,0x01, /* CE_REG_FR_RIO_G02__A */
- 0xC8,0x00, /* CE_REG_FR_RIO_G03__A */
- 0xA0,0x00, /* CE_REG_FR_RIO_G04__A */
- 0x85,0x00, /* CE_REG_FR_RIO_G05__A */
- 0x72,0x00, /* CE_REG_FR_RIO_G06__A */
- 0x64,0x00, /* CE_REG_FR_RIO_G07__A */
- 0x59,0x00, /* CE_REG_FR_RIO_G08__A */
- 0x50,0x00, /* CE_REG_FR_RIO_G09__A */
- 0x49,0x00, /* CE_REG_FR_RIO_G10__A */
-
- 0x10,0x00, /* CE_REG_FR_MODE__A */
- 0x78,0x00, /* CE_REG_FR_SQS_TRH__A */
- 0x00,0x00, /* CE_REG_FR_RIO_GAIN__A */
- 0x00,0x02, /* CE_REG_FR_BYPASS__A */
- 0x0D,0x00, /* CE_REG_FR_PM_SET__A */
- 0x07,0x00, /* CE_REG_FR_ERR_SH__A */
- 0x04,0x00, /* CE_REG_FR_MAN_SH__A */
- 0x06,0x00, /* CE_REG_FR_TAP_SH__A */
-
- END_OF_TABLE
+u8_t DRXD_ResetCEFR[] = {
+ WRBLOCK(CE_REG_FR_TREAL00__A, 57),
+ 0x52, 0x00, /* CE_REG_FR_TREAL00__A */
+ 0x00, 0x00, /* CE_REG_FR_TIMAG00__A */
+ 0x52, 0x00, /* CE_REG_FR_TREAL01__A */
+ 0x00, 0x00, /* CE_REG_FR_TIMAG01__A */
+ 0x52, 0x00, /* CE_REG_FR_TREAL02__A */
+ 0x00, 0x00, /* CE_REG_FR_TIMAG02__A */
+ 0x52, 0x00, /* CE_REG_FR_TREAL03__A */
+ 0x00, 0x00, /* CE_REG_FR_TIMAG03__A */
+ 0x52, 0x00, /* CE_REG_FR_TREAL04__A */
+ 0x00, 0x00, /* CE_REG_FR_TIMAG04__A */
+ 0x52, 0x00, /* CE_REG_FR_TREAL05__A */
+ 0x00, 0x00, /* CE_REG_FR_TIMAG05__A */
+ 0x52, 0x00, /* CE_REG_FR_TREAL06__A */
+ 0x00, 0x00, /* CE_REG_FR_TIMAG06__A */
+ 0x52, 0x00, /* CE_REG_FR_TREAL07__A */
+ 0x00, 0x00, /* CE_REG_FR_TIMAG07__A */
+ 0x52, 0x00, /* CE_REG_FR_TREAL08__A */
+ 0x00, 0x00, /* CE_REG_FR_TIMAG08__A */
+ 0x52, 0x00, /* CE_REG_FR_TREAL09__A */
+ 0x00, 0x00, /* CE_REG_FR_TIMAG09__A */
+ 0x52, 0x00, /* CE_REG_FR_TREAL10__A */
+ 0x00, 0x00, /* CE_REG_FR_TIMAG10__A */
+ 0x52, 0x00, /* CE_REG_FR_TREAL11__A */
+ 0x00, 0x00, /* CE_REG_FR_TIMAG11__A */
+
+ 0x52, 0x00, /* CE_REG_FR_MID_TAP__A */
+
+ 0x0B, 0x00, /* CE_REG_FR_SQS_G00__A */
+ 0x0B, 0x00, /* CE_REG_FR_SQS_G01__A */
+ 0x0B, 0x00, /* CE_REG_FR_SQS_G02__A */
+ 0x0B, 0x00, /* CE_REG_FR_SQS_G03__A */
+ 0x0B, 0x00, /* CE_REG_FR_SQS_G04__A */
+ 0x0B, 0x00, /* CE_REG_FR_SQS_G05__A */
+ 0x0B, 0x00, /* CE_REG_FR_SQS_G06__A */
+ 0x0B, 0x00, /* CE_REG_FR_SQS_G07__A */
+ 0x0B, 0x00, /* CE_REG_FR_SQS_G08__A */
+ 0x0B, 0x00, /* CE_REG_FR_SQS_G09__A */
+ 0x0B, 0x00, /* CE_REG_FR_SQS_G10__A */
+ 0x0B, 0x00, /* CE_REG_FR_SQS_G11__A */
+ 0x0B, 0x00, /* CE_REG_FR_SQS_G12__A */
+
+ 0xFF, 0x01, /* CE_REG_FR_RIO_G00__A */
+ 0x90, 0x01, /* CE_REG_FR_RIO_G01__A */
+ 0x0B, 0x01, /* CE_REG_FR_RIO_G02__A */
+ 0xC8, 0x00, /* CE_REG_FR_RIO_G03__A */
+ 0xA0, 0x00, /* CE_REG_FR_RIO_G04__A */
+ 0x85, 0x00, /* CE_REG_FR_RIO_G05__A */
+ 0x72, 0x00, /* CE_REG_FR_RIO_G06__A */
+ 0x64, 0x00, /* CE_REG_FR_RIO_G07__A */
+ 0x59, 0x00, /* CE_REG_FR_RIO_G08__A */
+ 0x50, 0x00, /* CE_REG_FR_RIO_G09__A */
+ 0x49, 0x00, /* CE_REG_FR_RIO_G10__A */
+
+ 0x10, 0x00, /* CE_REG_FR_MODE__A */
+ 0x78, 0x00, /* CE_REG_FR_SQS_TRH__A */
+ 0x00, 0x00, /* CE_REG_FR_RIO_GAIN__A */
+ 0x00, 0x02, /* CE_REG_FR_BYPASS__A */
+ 0x0D, 0x00, /* CE_REG_FR_PM_SET__A */
+ 0x07, 0x00, /* CE_REG_FR_ERR_SH__A */
+ 0x04, 0x00, /* CE_REG_FR_MAN_SH__A */
+ 0x06, 0x00, /* CE_REG_FR_TAP_SH__A */
+
+ END_OF_TABLE
};
-
-u8_t DRXD_InitFEA2_1[] =
-{
- WRBLOCK(FE_AD_REG_PD__A , 3),
- 0x00,0x00, /* FE_AD_REG_PD__A */
- 0x01,0x00, /* FE_AD_REG_INVEXT__A */
- 0x00,0x00, /* FE_AD_REG_CLKNEG__A */
-
- WRBLOCK(FE_AG_REG_DCE_AUR_CNT__A , 2),
- 0x10,0x00, /* FE_AG_REG_DCE_AUR_CNT__A */
- 0x10,0x00, /* FE_AG_REG_DCE_RUR_CNT__A */
-
- WRBLOCK(FE_AG_REG_ACE_AUR_CNT__A , 2),
- 0x0E,0x00, /* FE_AG_REG_ACE_AUR_CNT__A */
- 0x00,0x00, /* FE_AG_REG_ACE_RUR_CNT__A */
-
- WRBLOCK(FE_AG_REG_EGC_FLA_RGN__A , 5),
- 0x04,0x00, /* FE_AG_REG_EGC_FLA_RGN__A */
- 0x1F,0x00, /* FE_AG_REG_EGC_SLO_RGN__A */
- 0x00,0x00, /* FE_AG_REG_EGC_JMP_PSN__A */
- 0x00,0x00, /* FE_AG_REG_EGC_FLA_INC__A */
- 0x00,0x00, /* FE_AG_REG_EGC_FLA_DEC__A */
-
- WRBLOCK(FE_AG_REG_GC1_AGC_MAX__A , 2),
- 0xFF,0x01, /* FE_AG_REG_GC1_AGC_MAX__A */
- 0x00,0xFE, /* FE_AG_REG_GC1_AGC_MIN__A */
-
- WRBLOCK(FE_AG_REG_IND_WIN__A , 29),
- 0x00,0x00, /* FE_AG_REG_IND_WIN__A */
- 0x05,0x00, /* FE_AG_REG_IND_THD_LOL__A */
- 0x0F,0x00, /* FE_AG_REG_IND_THD_HIL__A */
- 0x00,0x00, /* FE_AG_REG_IND_DEL__A don't care */
- 0x1E,0x00, /* FE_AG_REG_IND_PD1_WRI__A */
- 0x0C,0x00, /* FE_AG_REG_PDA_AUR_CNT__A */
- 0x00,0x00, /* FE_AG_REG_PDA_RUR_CNT__A */
- 0x00,0x00, /* FE_AG_REG_PDA_AVE_DAT__A don't care */
- 0x00,0x00, /* FE_AG_REG_PDC_RUR_CNT__A */
- 0x01,0x00, /* FE_AG_REG_PDC_SET_LVL__A */
- 0x02,0x00, /* FE_AG_REG_PDC_FLA_RGN__A */
- 0x00,0x00, /* FE_AG_REG_PDC_JMP_PSN__A don't care */
- 0xFF,0xFF, /* FE_AG_REG_PDC_FLA_STP__A */
- 0xFF,0xFF, /* FE_AG_REG_PDC_SLO_STP__A */
- 0x00,0x1F, /* FE_AG_REG_PDC_PD2_WRI__A don't care */
- 0x00,0x00, /* FE_AG_REG_PDC_MAP_DAT__A don't care */
- 0x02,0x00, /* FE_AG_REG_PDC_MAX__A */
- 0x0C,0x00, /* FE_AG_REG_TGA_AUR_CNT__A */
- 0x00,0x00, /* FE_AG_REG_TGA_RUR_CNT__A */
- 0x00,0x00, /* FE_AG_REG_TGA_AVE_DAT__A don't care */
- 0x00,0x00, /* FE_AG_REG_TGC_RUR_CNT__A */
- 0x22,0x00, /* FE_AG_REG_TGC_SET_LVL__A */
- 0x15,0x00, /* FE_AG_REG_TGC_FLA_RGN__A */
- 0x00,0x00, /* FE_AG_REG_TGC_JMP_PSN__A don't care */
- 0x01,0x00, /* FE_AG_REG_TGC_FLA_STP__A */
- 0x0A,0x00, /* FE_AG_REG_TGC_SLO_STP__A */
- 0x00,0x00, /* FE_AG_REG_TGC_MAP_DAT__A don't care */
- 0x10,0x00, /* FE_AG_REG_FGA_AUR_CNT__A */
- 0x10,0x00, /* FE_AG_REG_FGA_RUR_CNT__A */
-
- WRBLOCK(FE_AG_REG_BGC_FGC_WRI__A , 2),
- 0x00,0x00, /* FE_AG_REG_BGC_FGC_WRI__A */
- 0x00,0x00, /* FE_AG_REG_BGC_CGC_WRI__A */
-
- WRBLOCK(FE_FD_REG_SCL__A , 3),
- 0x05,0x00, /* FE_FD_REG_SCL__A */
- 0x03,0x00, /* FE_FD_REG_MAX_LEV__A */
- 0x05,0x00, /* FE_FD_REG_NR__A */
-
- WRBLOCK(FE_CF_REG_SCL__A , 5),
- 0x16,0x00, /* FE_CF_REG_SCL__A */
- 0x04,0x00, /* FE_CF_REG_MAX_LEV__A */
- 0x06,0x00, /* FE_CF_REG_NR__A */
- 0x00,0x00, /* FE_CF_REG_IMP_VAL__A */
- 0x01,0x00, /* FE_CF_REG_MEAS_VAL__A */
-
- WRBLOCK(FE_CU_REG_FRM_CNT_RST__A , 2),
- 0x00,0x08, /* FE_CU_REG_FRM_CNT_RST__A */
- 0x00,0x00, /* FE_CU_REG_FRM_CNT_STR__A */
-
- END_OF_TABLE
+u8_t DRXD_InitFEA2_1[] = {
+ WRBLOCK(FE_AD_REG_PD__A, 3),
+ 0x00, 0x00, /* FE_AD_REG_PD__A */
+ 0x01, 0x00, /* FE_AD_REG_INVEXT__A */
+ 0x00, 0x00, /* FE_AD_REG_CLKNEG__A */
+
+ WRBLOCK(FE_AG_REG_DCE_AUR_CNT__A, 2),
+ 0x10, 0x00, /* FE_AG_REG_DCE_AUR_CNT__A */
+ 0x10, 0x00, /* FE_AG_REG_DCE_RUR_CNT__A */
+
+ WRBLOCK(FE_AG_REG_ACE_AUR_CNT__A, 2),
+ 0x0E, 0x00, /* FE_AG_REG_ACE_AUR_CNT__A */
+ 0x00, 0x00, /* FE_AG_REG_ACE_RUR_CNT__A */
+
+ WRBLOCK(FE_AG_REG_EGC_FLA_RGN__A, 5),
+ 0x04, 0x00, /* FE_AG_REG_EGC_FLA_RGN__A */
+ 0x1F, 0x00, /* FE_AG_REG_EGC_SLO_RGN__A */
+ 0x00, 0x00, /* FE_AG_REG_EGC_JMP_PSN__A */
+ 0x00, 0x00, /* FE_AG_REG_EGC_FLA_INC__A */
+ 0x00, 0x00, /* FE_AG_REG_EGC_FLA_DEC__A */
+
+ WRBLOCK(FE_AG_REG_GC1_AGC_MAX__A, 2),
+ 0xFF, 0x01, /* FE_AG_REG_GC1_AGC_MAX__A */
+ 0x00, 0xFE, /* FE_AG_REG_GC1_AGC_MIN__A */
+
+ WRBLOCK(FE_AG_REG_IND_WIN__A, 29),
+ 0x00, 0x00, /* FE_AG_REG_IND_WIN__A */
+ 0x05, 0x00, /* FE_AG_REG_IND_THD_LOL__A */
+ 0x0F, 0x00, /* FE_AG_REG_IND_THD_HIL__A */
+ 0x00, 0x00, /* FE_AG_REG_IND_DEL__A don't care */
+ 0x1E, 0x00, /* FE_AG_REG_IND_PD1_WRI__A */
+ 0x0C, 0x00, /* FE_AG_REG_PDA_AUR_CNT__A */
+ 0x00, 0x00, /* FE_AG_REG_PDA_RUR_CNT__A */
+ 0x00, 0x00, /* FE_AG_REG_PDA_AVE_DAT__A don't care */
+ 0x00, 0x00, /* FE_AG_REG_PDC_RUR_CNT__A */
+ 0x01, 0x00, /* FE_AG_REG_PDC_SET_LVL__A */
+ 0x02, 0x00, /* FE_AG_REG_PDC_FLA_RGN__A */
+ 0x00, 0x00, /* FE_AG_REG_PDC_JMP_PSN__A don't care */
+ 0xFF, 0xFF, /* FE_AG_REG_PDC_FLA_STP__A */
+ 0xFF, 0xFF, /* FE_AG_REG_PDC_SLO_STP__A */
+ 0x00, 0x1F, /* FE_AG_REG_PDC_PD2_WRI__A don't care */
+ 0x00, 0x00, /* FE_AG_REG_PDC_MAP_DAT__A don't care */
+ 0x02, 0x00, /* FE_AG_REG_PDC_MAX__A */
+ 0x0C, 0x00, /* FE_AG_REG_TGA_AUR_CNT__A */
+ 0x00, 0x00, /* FE_AG_REG_TGA_RUR_CNT__A */
+ 0x00, 0x00, /* FE_AG_REG_TGA_AVE_DAT__A don't care */
+ 0x00, 0x00, /* FE_AG_REG_TGC_RUR_CNT__A */
+ 0x22, 0x00, /* FE_AG_REG_TGC_SET_LVL__A */
+ 0x15, 0x00, /* FE_AG_REG_TGC_FLA_RGN__A */
+ 0x00, 0x00, /* FE_AG_REG_TGC_JMP_PSN__A don't care */
+ 0x01, 0x00, /* FE_AG_REG_TGC_FLA_STP__A */
+ 0x0A, 0x00, /* FE_AG_REG_TGC_SLO_STP__A */
+ 0x00, 0x00, /* FE_AG_REG_TGC_MAP_DAT__A don't care */
+ 0x10, 0x00, /* FE_AG_REG_FGA_AUR_CNT__A */
+ 0x10, 0x00, /* FE_AG_REG_FGA_RUR_CNT__A */
+
+ WRBLOCK(FE_AG_REG_BGC_FGC_WRI__A, 2),
+ 0x00, 0x00, /* FE_AG_REG_BGC_FGC_WRI__A */
+ 0x00, 0x00, /* FE_AG_REG_BGC_CGC_WRI__A */
+
+ WRBLOCK(FE_FD_REG_SCL__A, 3),
+ 0x05, 0x00, /* FE_FD_REG_SCL__A */
+ 0x03, 0x00, /* FE_FD_REG_MAX_LEV__A */
+ 0x05, 0x00, /* FE_FD_REG_NR__A */
+
+ WRBLOCK(FE_CF_REG_SCL__A, 5),
+ 0x16, 0x00, /* FE_CF_REG_SCL__A */
+ 0x04, 0x00, /* FE_CF_REG_MAX_LEV__A */
+ 0x06, 0x00, /* FE_CF_REG_NR__A */
+ 0x00, 0x00, /* FE_CF_REG_IMP_VAL__A */
+ 0x01, 0x00, /* FE_CF_REG_MEAS_VAL__A */
+
+ WRBLOCK(FE_CU_REG_FRM_CNT_RST__A, 2),
+ 0x00, 0x08, /* FE_CU_REG_FRM_CNT_RST__A */
+ 0x00, 0x00, /* FE_CU_REG_FRM_CNT_STR__A */
+
+ END_OF_TABLE
};
/* with PGA */
/* WR16(FE_AG_REG_AG_AGC_SIO__A, (extAttr -> FeAgRegAgAgcSio), 0x0000 );*/
/* WR16(FE_AG_REG_AG_PWD__A ,(extAttr -> FeAgRegAgPwd), 0x0000 );*/
-u8_t DRXD_InitFEA2_2[] =
-{
- WR16(FE_AG_REG_CDR_RUR_CNT__A, 0x0010),
- WR16(FE_AG_REG_FGM_WRI__A , 48),
- /* Activate measurement, activate scale */
- WR16(FE_FD_REG_MEAS_VAL__A , 0x0001),
-
- WR16(FE_CU_REG_COMM_EXEC__A, 0x0001),
- WR16(FE_CF_REG_COMM_EXEC__A, 0x0001),
- WR16(FE_IF_REG_COMM_EXEC__A, 0x0001),
- WR16(FE_FD_REG_COMM_EXEC__A, 0x0001),
- WR16(FE_FS_REG_COMM_EXEC__A, 0x0001),
- WR16(FE_AD_REG_COMM_EXEC__A , 0x0001),
- WR16(FE_AG_REG_COMM_EXEC__A , 0x0001),
- WR16(FE_AG_REG_AG_MODE_LOP__A , 0x895E),
-
- END_OF_TABLE
+u8_t DRXD_InitFEA2_2[] = {
+ WR16(FE_AG_REG_CDR_RUR_CNT__A, 0x0010),
+ WR16(FE_AG_REG_FGM_WRI__A, 48),
+ /* Activate measurement, activate scale */
+ WR16(FE_FD_REG_MEAS_VAL__A, 0x0001),
+
+ WR16(FE_CU_REG_COMM_EXEC__A, 0x0001),
+ WR16(FE_CF_REG_COMM_EXEC__A, 0x0001),
+ WR16(FE_IF_REG_COMM_EXEC__A, 0x0001),
+ WR16(FE_FD_REG_COMM_EXEC__A, 0x0001),
+ WR16(FE_FS_REG_COMM_EXEC__A, 0x0001),
+ WR16(FE_AD_REG_COMM_EXEC__A, 0x0001),
+ WR16(FE_AG_REG_COMM_EXEC__A, 0x0001),
+ WR16(FE_AG_REG_AG_MODE_LOP__A, 0x895E),
+
+ END_OF_TABLE
};
-u8_t DRXD_InitFEB1_1[] =
-{
- WR16(B_FE_AD_REG_PD__A ,0x0000 ),
- WR16(B_FE_AD_REG_CLKNEG__A ,0x0000 ),
- WR16(B_FE_AG_REG_BGC_FGC_WRI__A ,0x0000 ),
- WR16(B_FE_AG_REG_BGC_CGC_WRI__A ,0x0000 ),
- WR16(B_FE_AG_REG_AG_MODE_LOP__A ,0x000a ),
- WR16(B_FE_AG_REG_IND_PD1_WRI__A ,35 ),
- WR16(B_FE_AG_REG_IND_WIN__A ,0 ),
- WR16(B_FE_AG_REG_IND_THD_LOL__A ,8 ),
- WR16(B_FE_AG_REG_IND_THD_HIL__A ,8 ),
- WR16(B_FE_CF_REG_IMP_VAL__A ,1 ),
- WR16(B_FE_AG_REG_EGC_FLA_RGN__A ,7 ),
- END_OF_TABLE
+u8_t DRXD_InitFEB1_1[] = {
+ WR16(B_FE_AD_REG_PD__A, 0x0000),
+ WR16(B_FE_AD_REG_CLKNEG__A, 0x0000),
+ WR16(B_FE_AG_REG_BGC_FGC_WRI__A, 0x0000),
+ WR16(B_FE_AG_REG_BGC_CGC_WRI__A, 0x0000),
+ WR16(B_FE_AG_REG_AG_MODE_LOP__A, 0x000a),
+ WR16(B_FE_AG_REG_IND_PD1_WRI__A, 35),
+ WR16(B_FE_AG_REG_IND_WIN__A, 0),
+ WR16(B_FE_AG_REG_IND_THD_LOL__A, 8),
+ WR16(B_FE_AG_REG_IND_THD_HIL__A, 8),
+ WR16(B_FE_CF_REG_IMP_VAL__A, 1),
+ WR16(B_FE_AG_REG_EGC_FLA_RGN__A, 7),
+ END_OF_TABLE
};
+
/* with PGA */
/* WR16(B_FE_AG_REG_AG_PGA_MODE__A , 0x0000, 0x0000); */
/* without PGA */
/* WR16(B_FE_AG_REG_AG_PGA_MODE__A ,
B_FE_AG_REG_AG_PGA_MODE_PFN_PCN_AFY_REN, 0x0000);*/
-/* WR16(B_FE_AG_REG_AG_AGC_SIO__A,(extAttr -> FeAgRegAgAgcSio), 0x0000 );*//*added HS 23-05-2005*/
+ /* WR16(B_FE_AG_REG_AG_AGC_SIO__A,(extAttr -> FeAgRegAgAgcSio), 0x0000 );*//*added HS 23-05-2005 */
/* WR16(B_FE_AG_REG_AG_PWD__A ,(extAttr -> FeAgRegAgPwd), 0x0000 );*/
-u8_t DRXD_InitFEB1_2[] =
-{
- WR16(B_FE_COMM_EXEC__A ,0x0001 ),
-
- /* RF-AGC setup */
- WR16(B_FE_AG_REG_PDA_AUR_CNT__A , 0x0C ),
- WR16(B_FE_AG_REG_PDC_SET_LVL__A , 0x01 ),
- WR16(B_FE_AG_REG_PDC_FLA_RGN__A , 0x02 ),
- WR16(B_FE_AG_REG_PDC_FLA_STP__A , 0xFFFF ),
- WR16(B_FE_AG_REG_PDC_SLO_STP__A , 0xFFFF ),
- WR16(B_FE_AG_REG_PDC_MAX__A , 0x02 ),
- WR16(B_FE_AG_REG_TGA_AUR_CNT__A , 0x0C ),
- WR16(B_FE_AG_REG_TGC_SET_LVL__A , 0x22 ),
- WR16(B_FE_AG_REG_TGC_FLA_RGN__A , 0x15 ),
- WR16(B_FE_AG_REG_TGC_FLA_STP__A , 0x01 ),
- WR16(B_FE_AG_REG_TGC_SLO_STP__A , 0x0A ),
-
- WR16(B_FE_CU_REG_DIV_NFC_CLP__A , 0 ),
- WR16(B_FE_CU_REG_CTR_NFC_OCR__A , 25000 ),
- WR16(B_FE_CU_REG_CTR_NFC_ICR__A , 1 ),
- END_OF_TABLE
+u8_t DRXD_InitFEB1_2[] = {
+ WR16(B_FE_COMM_EXEC__A, 0x0001),
+
+ /* RF-AGC setup */
+ WR16(B_FE_AG_REG_PDA_AUR_CNT__A, 0x0C),
+ WR16(B_FE_AG_REG_PDC_SET_LVL__A, 0x01),
+ WR16(B_FE_AG_REG_PDC_FLA_RGN__A, 0x02),
+ WR16(B_FE_AG_REG_PDC_FLA_STP__A, 0xFFFF),
+ WR16(B_FE_AG_REG_PDC_SLO_STP__A, 0xFFFF),
+ WR16(B_FE_AG_REG_PDC_MAX__A, 0x02),
+ WR16(B_FE_AG_REG_TGA_AUR_CNT__A, 0x0C),
+ WR16(B_FE_AG_REG_TGC_SET_LVL__A, 0x22),
+ WR16(B_FE_AG_REG_TGC_FLA_RGN__A, 0x15),
+ WR16(B_FE_AG_REG_TGC_FLA_STP__A, 0x01),
+ WR16(B_FE_AG_REG_TGC_SLO_STP__A, 0x0A),
+
+ WR16(B_FE_CU_REG_DIV_NFC_CLP__A, 0),
+ WR16(B_FE_CU_REG_CTR_NFC_OCR__A, 25000),
+ WR16(B_FE_CU_REG_CTR_NFC_ICR__A, 1),
+ END_OF_TABLE
};
-u8_t DRXD_InitCPA2[] =
-{
- WRBLOCK(CP_REG_BR_SPL_OFFSET__A , 2),
- 0x07,0x00, /* CP_REG_BR_SPL_OFFSET__A */
- 0x0A,0x00, /* CP_REG_BR_STR_DEL__A */
-
- WRBLOCK(CP_REG_RT_ANG_INC0__A , 4),
- 0x00,0x00, /* CP_REG_RT_ANG_INC0__A */
- 0x00,0x00, /* CP_REG_RT_ANG_INC1__A */
- 0x03,0x00, /* CP_REG_RT_DETECT_ENA__A */
- 0x03,0x00, /* CP_REG_RT_DETECT_TRH__A */
-
- WRBLOCK(CP_REG_AC_NEXP_OFFS__A , 5),
- 0x32,0x00, /* CP_REG_AC_NEXP_OFFS__A */
- 0x62,0x00, /* CP_REG_AC_AVER_POW__A */
- 0x82,0x00, /* CP_REG_AC_MAX_POW__A */
- 0x26,0x00, /* CP_REG_AC_WEIGHT_MAN__A */
- 0x0F,0x00, /* CP_REG_AC_WEIGHT_EXP__A */
-
- WRBLOCK(CP_REG_AC_AMP_MODE__A ,2),
- 0x02,0x00, /* CP_REG_AC_AMP_MODE__A */
- 0x01,0x00, /* CP_REG_AC_AMP_FIX__A */
-
- WR16(CP_REG_INTERVAL__A , 0x0005 ),
- WR16(CP_REG_RT_EXP_MARG__A , 0x0004 ),
- WR16(CP_REG_AC_ANG_MODE__A , 0x0003 ),
-
- WR16(CP_REG_COMM_EXEC__A , 0x0001 ),
- END_OF_TABLE
+u8_t DRXD_InitCPA2[] = {
+ WRBLOCK(CP_REG_BR_SPL_OFFSET__A, 2),
+ 0x07, 0x00, /* CP_REG_BR_SPL_OFFSET__A */
+ 0x0A, 0x00, /* CP_REG_BR_STR_DEL__A */
+
+ WRBLOCK(CP_REG_RT_ANG_INC0__A, 4),
+ 0x00, 0x00, /* CP_REG_RT_ANG_INC0__A */
+ 0x00, 0x00, /* CP_REG_RT_ANG_INC1__A */
+ 0x03, 0x00, /* CP_REG_RT_DETECT_ENA__A */
+ 0x03, 0x00, /* CP_REG_RT_DETECT_TRH__A */
+
+ WRBLOCK(CP_REG_AC_NEXP_OFFS__A, 5),
+ 0x32, 0x00, /* CP_REG_AC_NEXP_OFFS__A */
+ 0x62, 0x00, /* CP_REG_AC_AVER_POW__A */
+ 0x82, 0x00, /* CP_REG_AC_MAX_POW__A */
+ 0x26, 0x00, /* CP_REG_AC_WEIGHT_MAN__A */
+ 0x0F, 0x00, /* CP_REG_AC_WEIGHT_EXP__A */
+
+ WRBLOCK(CP_REG_AC_AMP_MODE__A, 2),
+ 0x02, 0x00, /* CP_REG_AC_AMP_MODE__A */
+ 0x01, 0x00, /* CP_REG_AC_AMP_FIX__A */
+
+ WR16(CP_REG_INTERVAL__A, 0x0005),
+ WR16(CP_REG_RT_EXP_MARG__A, 0x0004),
+ WR16(CP_REG_AC_ANG_MODE__A, 0x0003),
+
+ WR16(CP_REG_COMM_EXEC__A, 0x0001),
+ END_OF_TABLE
};
-u8_t DRXD_InitCPB1[] =
-{
- WR16(B_CP_REG_BR_SPL_OFFSET__A ,0x0008 ),
- WR16(B_CP_COMM_EXEC__A ,0x0001 ),
- END_OF_TABLE
+u8_t DRXD_InitCPB1[] = {
+ WR16(B_CP_REG_BR_SPL_OFFSET__A, 0x0008),
+ WR16(B_CP_COMM_EXEC__A, 0x0001),
+ END_OF_TABLE
};
+u8_t DRXD_InitCEA2[] = {
+ WRBLOCK(CE_REG_AVG_POW__A, 4),
+ 0x62, 0x00, /* CE_REG_AVG_POW__A */
+ 0x78, 0x00, /* CE_REG_MAX_POW__A */
+ 0x62, 0x00, /* CE_REG_ATT__A */
+ 0x17, 0x00, /* CE_REG_NRED__A */
-u8_t DRXD_InitCEA2[] =
-{
- WRBLOCK(CE_REG_AVG_POW__A , 4),
- 0x62,0x00, /* CE_REG_AVG_POW__A */
- 0x78,0x00, /* CE_REG_MAX_POW__A */
- 0x62,0x00, /* CE_REG_ATT__A */
- 0x17,0x00, /* CE_REG_NRED__A */
-
- WRBLOCK(CE_REG_NE_ERR_SELECT__A , 2),
- 0x07,0x00, /* CE_REG_NE_ERR_SELECT__A */
- 0xEB,0xFF, /* CE_REG_NE_TD_CAL__A */
+ WRBLOCK(CE_REG_NE_ERR_SELECT__A, 2),
+ 0x07, 0x00, /* CE_REG_NE_ERR_SELECT__A */
+ 0xEB, 0xFF, /* CE_REG_NE_TD_CAL__A */
- WRBLOCK(CE_REG_NE_MIXAVG__A , 2),
- 0x06,0x00, /* CE_REG_NE_MIXAVG__A */
- 0x00,0x00, /* CE_REG_NE_NUPD_OFS__A */
+ WRBLOCK(CE_REG_NE_MIXAVG__A, 2),
+ 0x06, 0x00, /* CE_REG_NE_MIXAVG__A */
+ 0x00, 0x00, /* CE_REG_NE_NUPD_OFS__A */
- WRBLOCK(CE_REG_PE_NEXP_OFFS__A , 2),
- 0x00,0x00, /* CE_REG_PE_NEXP_OFFS__A */
- 0x00,0x00, /* CE_REG_PE_TIMESHIFT__A */
+ WRBLOCK(CE_REG_PE_NEXP_OFFS__A, 2),
+ 0x00, 0x00, /* CE_REG_PE_NEXP_OFFS__A */
+ 0x00, 0x00, /* CE_REG_PE_TIMESHIFT__A */
- WRBLOCK(CE_REG_TP_A0_TAP_NEW__A , 3),
- 0x00,0x01, /* CE_REG_TP_A0_TAP_NEW__A */
- 0x01,0x00, /* CE_REG_TP_A0_TAP_NEW_VALID__A */
- 0x0E,0x00, /* CE_REG_TP_A0_MU_LMS_STEP__A */
+ WRBLOCK(CE_REG_TP_A0_TAP_NEW__A, 3),
+ 0x00, 0x01, /* CE_REG_TP_A0_TAP_NEW__A */
+ 0x01, 0x00, /* CE_REG_TP_A0_TAP_NEW_VALID__A */
+ 0x0E, 0x00, /* CE_REG_TP_A0_MU_LMS_STEP__A */
- WRBLOCK(CE_REG_TP_A1_TAP_NEW__A , 3),
- 0x00,0x00, /* CE_REG_TP_A1_TAP_NEW__A */
- 0x01,0x00, /* CE_REG_TP_A1_TAP_NEW_VALID__A */
- 0x0A,0x00, /* CE_REG_TP_A1_MU_LMS_STEP__A */
+ WRBLOCK(CE_REG_TP_A1_TAP_NEW__A, 3),
+ 0x00, 0x00, /* CE_REG_TP_A1_TAP_NEW__A */
+ 0x01, 0x00, /* CE_REG_TP_A1_TAP_NEW_VALID__A */
+ 0x0A, 0x00, /* CE_REG_TP_A1_MU_LMS_STEP__A */
- WRBLOCK(CE_REG_FI_SHT_INCR__A , 2),
- 0x12,0x00, /* CE_REG_FI_SHT_INCR__A */
- 0x0C,0x00, /* CE_REG_FI_EXP_NORM__A */
+ WRBLOCK(CE_REG_FI_SHT_INCR__A, 2),
+ 0x12, 0x00, /* CE_REG_FI_SHT_INCR__A */
+ 0x0C, 0x00, /* CE_REG_FI_EXP_NORM__A */
- WRBLOCK(CE_REG_IR_INPUTSEL__A , 3),
- 0x00,0x00, /* CE_REG_IR_INPUTSEL__A */
- 0x00,0x00, /* CE_REG_IR_STARTPOS__A */
- 0xFF,0x00, /* CE_REG_IR_NEXP_THRES__A */
+ WRBLOCK(CE_REG_IR_INPUTSEL__A, 3),
+ 0x00, 0x00, /* CE_REG_IR_INPUTSEL__A */
+ 0x00, 0x00, /* CE_REG_IR_STARTPOS__A */
+ 0xFF, 0x00, /* CE_REG_IR_NEXP_THRES__A */
+ WR16(CE_REG_TI_NEXP_OFFS__A, 0x0000),
- WR16(CE_REG_TI_NEXP_OFFS__A ,0x0000),
-
- END_OF_TABLE
+ END_OF_TABLE
};
-u8_t DRXD_InitCEB1[] =
-{
- WR16(B_CE_REG_TI_PHN_ENABLE__A ,0x0001),
- WR16(B_CE_REG_FR_PM_SET__A ,0x000D),
+u8_t DRXD_InitCEB1[] = {
+ WR16(B_CE_REG_TI_PHN_ENABLE__A, 0x0001),
+ WR16(B_CE_REG_FR_PM_SET__A, 0x000D),
- END_OF_TABLE
+ END_OF_TABLE
};
-u8_t DRXD_InitEQA2[] =
-{
- WRBLOCK(EQ_REG_OT_QNT_THRES0__A , 4),
- 0x1E,0x00, /* EQ_REG_OT_QNT_THRES0__A */
- 0x1F,0x00, /* EQ_REG_OT_QNT_THRES1__A */
- 0x06,0x00, /* EQ_REG_OT_CSI_STEP__A */
- 0x02,0x00, /* EQ_REG_OT_CSI_OFFSET__A */
-
- WR16(EQ_REG_TD_REQ_SMB_CNT__A ,0x0200 ),
- WR16(EQ_REG_IS_CLIP_EXP__A ,0x001F ),
- WR16(EQ_REG_SN_OFFSET__A ,(u16_t)(-7) ),
- WR16(EQ_REG_RC_SEL_CAR__A ,0x0002 ),
- WR16(EQ_REG_COMM_EXEC__A ,0x0001 ),
- END_OF_TABLE
+u8_t DRXD_InitEQA2[] = {
+ WRBLOCK(EQ_REG_OT_QNT_THRES0__A, 4),
+ 0x1E, 0x00, /* EQ_REG_OT_QNT_THRES0__A */
+ 0x1F, 0x00, /* EQ_REG_OT_QNT_THRES1__A */
+ 0x06, 0x00, /* EQ_REG_OT_CSI_STEP__A */
+ 0x02, 0x00, /* EQ_REG_OT_CSI_OFFSET__A */
+
+ WR16(EQ_REG_TD_REQ_SMB_CNT__A, 0x0200),
+ WR16(EQ_REG_IS_CLIP_EXP__A, 0x001F),
+ WR16(EQ_REG_SN_OFFSET__A, (u16_t) (-7)),
+ WR16(EQ_REG_RC_SEL_CAR__A, 0x0002),
+ WR16(EQ_REG_COMM_EXEC__A, 0x0001),
+ END_OF_TABLE
};
-u8_t DRXD_InitEQB1[] =
-{
- WR16(B_EQ_REG_COMM_EXEC__A ,0x0001 ),
- END_OF_TABLE
+u8_t DRXD_InitEQB1[] = {
+ WR16(B_EQ_REG_COMM_EXEC__A, 0x0001),
+ END_OF_TABLE
};
-u8_t DRXD_ResetECRAM[] =
-{
- /* Reset packet sync bytes in EC_VD ram */
- WR16(EC_OD_DEINT_RAM__A + 0x3b7 + ( 0*17) , 0x0000 ),
- WR16(EC_OD_DEINT_RAM__A + 0x3b7 + ( 1*17) , 0x0000 ),
- WR16(EC_OD_DEINT_RAM__A + 0x3b7 + ( 2*17) , 0x0000 ),
- WR16(EC_OD_DEINT_RAM__A + 0x3b7 + ( 3*17) , 0x0000 ),
- WR16(EC_OD_DEINT_RAM__A + 0x3b7 + ( 4*17) , 0x0000 ),
- WR16(EC_OD_DEINT_RAM__A + 0x3b7 + ( 5*17) , 0x0000 ),
- WR16(EC_OD_DEINT_RAM__A + 0x3b7 + ( 6*17) , 0x0000 ),
- WR16(EC_OD_DEINT_RAM__A + 0x3b7 + ( 7*17) , 0x0000 ),
- WR16(EC_OD_DEINT_RAM__A + 0x3b7 + ( 8*17) , 0x0000 ),
- WR16(EC_OD_DEINT_RAM__A + 0x3b7 + ( 9*17) , 0x0000 ),
- WR16(EC_OD_DEINT_RAM__A + 0x3b7 + (10*17) , 0x0000 ),
-
- /* Reset packet sync bytes in EC_RS ram */
- WR16(EC_RS_EC_RAM__A , 0x0000 ),
- WR16(EC_RS_EC_RAM__A + 204 , 0x0000 ),
- END_OF_TABLE
+u8_t DRXD_ResetECRAM[] = {
+ /* Reset packet sync bytes in EC_VD ram */
+ WR16(EC_OD_DEINT_RAM__A + 0x3b7 + (0 * 17), 0x0000),
+ WR16(EC_OD_DEINT_RAM__A + 0x3b7 + (1 * 17), 0x0000),
+ WR16(EC_OD_DEINT_RAM__A + 0x3b7 + (2 * 17), 0x0000),
+ WR16(EC_OD_DEINT_RAM__A + 0x3b7 + (3 * 17), 0x0000),
+ WR16(EC_OD_DEINT_RAM__A + 0x3b7 + (4 * 17), 0x0000),
+ WR16(EC_OD_DEINT_RAM__A + 0x3b7 + (5 * 17), 0x0000),
+ WR16(EC_OD_DEINT_RAM__A + 0x3b7 + (6 * 17), 0x0000),
+ WR16(EC_OD_DEINT_RAM__A + 0x3b7 + (7 * 17), 0x0000),
+ WR16(EC_OD_DEINT_RAM__A + 0x3b7 + (8 * 17), 0x0000),
+ WR16(EC_OD_DEINT_RAM__A + 0x3b7 + (9 * 17), 0x0000),
+ WR16(EC_OD_DEINT_RAM__A + 0x3b7 + (10 * 17), 0x0000),
+
+ /* Reset packet sync bytes in EC_RS ram */
+ WR16(EC_RS_EC_RAM__A, 0x0000),
+ WR16(EC_RS_EC_RAM__A + 204, 0x0000),
+ END_OF_TABLE
};
-u8_t DRXD_InitECA2[] =
-{
- WRBLOCK( EC_SB_REG_CSI_HI__A , 6),
- 0x1F,0x00, /* EC_SB_REG_CSI_HI__A */
- 0x1E,0x00, /* EC_SB_REG_CSI_LO__A */
- 0x01,0x00, /* EC_SB_REG_SMB_TGL__A */
- 0x7F,0x00, /* EC_SB_REG_SNR_HI__A */
- 0x7F,0x00, /* EC_SB_REG_SNR_MID__A */
- 0x7F,0x00, /* EC_SB_REG_SNR_LO__A */
-
- WRBLOCK( EC_RS_REG_REQ_PCK_CNT__A , 2),
- 0x00,0x10, /* EC_RS_REG_REQ_PCK_CNT__A */
- DATA16(EC_RS_REG_VAL_PCK), /* EC_RS_REG_VAL__A */
-
- WRBLOCK( EC_OC_REG_TMD_TOP_MODE__A , 5),
- 0x03,0x00, /* EC_OC_REG_TMD_TOP_MODE__A */
- 0xF4,0x01, /* EC_OC_REG_TMD_TOP_CNT__A */
- 0xC0,0x03, /* EC_OC_REG_TMD_HIL_MAR__A */
- 0x40,0x00, /* EC_OC_REG_TMD_LOL_MAR__A */
- 0x03,0x00, /* EC_OC_REG_TMD_CUR_CNT__A */
-
- WRBLOCK( EC_OC_REG_AVR_ASH_CNT__A , 2),
- 0x06,0x00, /* EC_OC_REG_AVR_ASH_CNT__A */
- 0x02,0x00, /* EC_OC_REG_AVR_BSH_CNT__A */
-
- WRBLOCK( EC_OC_REG_RCN_MODE__A , 7),
- 0x07,0x00, /* EC_OC_REG_RCN_MODE__A */
- 0x00,0x00, /* EC_OC_REG_RCN_CRA_LOP__A */
- 0xc0,0x00, /* EC_OC_REG_RCN_CRA_HIP__A */
- 0x00,0x10, /* EC_OC_REG_RCN_CST_LOP__A */
- 0x00,0x00, /* EC_OC_REG_RCN_CST_HIP__A */
- 0xFF,0x01, /* EC_OC_REG_RCN_SET_LVL__A */
- 0x0D,0x00, /* EC_OC_REG_RCN_GAI_LVL__A */
-
- WRBLOCK( EC_OC_REG_RCN_CLP_LOP__A , 2),
- 0x00,0x00, /* EC_OC_REG_RCN_CLP_LOP__A */
- 0xC0,0x00, /* EC_OC_REG_RCN_CLP_HIP__A */
-
- WR16(EC_SB_REG_CSI_OFS__A , 0x0001 ),
- WR16(EC_VD_REG_FORCE__A , 0x0002 ),
- WR16(EC_VD_REG_REQ_SMB_CNT__A , 0x0001 ),
- WR16(EC_VD_REG_RLK_ENA__A , 0x0001 ),
- WR16(EC_OD_REG_SYNC__A , 0x0664 ),
- WR16(EC_OC_REG_OC_MON_SIO__A , 0x0000 ),
- WR16(EC_OC_REG_SNC_ISC_LVL__A , 0x0D0C ),
- /* Output zero on monitorbus pads, power saving */
- WR16(EC_OC_REG_OCR_MON_UOS__A ,
- ( EC_OC_REG_OCR_MON_UOS_DAT_0_ENABLE |
- EC_OC_REG_OCR_MON_UOS_DAT_1_ENABLE |
- EC_OC_REG_OCR_MON_UOS_DAT_2_ENABLE |
- EC_OC_REG_OCR_MON_UOS_DAT_3_ENABLE |
- EC_OC_REG_OCR_MON_UOS_DAT_4_ENABLE |
- EC_OC_REG_OCR_MON_UOS_DAT_5_ENABLE |
- EC_OC_REG_OCR_MON_UOS_DAT_6_ENABLE |
- EC_OC_REG_OCR_MON_UOS_DAT_7_ENABLE |
- EC_OC_REG_OCR_MON_UOS_DAT_8_ENABLE |
- EC_OC_REG_OCR_MON_UOS_DAT_9_ENABLE |
- EC_OC_REG_OCR_MON_UOS_VAL_ENABLE |
- EC_OC_REG_OCR_MON_UOS_CLK_ENABLE ) ),
- WR16(EC_OC_REG_OCR_MON_WRI__A,
- EC_OC_REG_OCR_MON_WRI_INIT ),
+u8_t DRXD_InitECA2[] = {
+ WRBLOCK(EC_SB_REG_CSI_HI__A, 6),
+ 0x1F, 0x00, /* EC_SB_REG_CSI_HI__A */
+ 0x1E, 0x00, /* EC_SB_REG_CSI_LO__A */
+ 0x01, 0x00, /* EC_SB_REG_SMB_TGL__A */
+ 0x7F, 0x00, /* EC_SB_REG_SNR_HI__A */
+ 0x7F, 0x00, /* EC_SB_REG_SNR_MID__A */
+ 0x7F, 0x00, /* EC_SB_REG_SNR_LO__A */
+
+ WRBLOCK(EC_RS_REG_REQ_PCK_CNT__A, 2),
+ 0x00, 0x10, /* EC_RS_REG_REQ_PCK_CNT__A */
+ DATA16(EC_RS_REG_VAL_PCK), /* EC_RS_REG_VAL__A */
+
+ WRBLOCK(EC_OC_REG_TMD_TOP_MODE__A, 5),
+ 0x03, 0x00, /* EC_OC_REG_TMD_TOP_MODE__A */
+ 0xF4, 0x01, /* EC_OC_REG_TMD_TOP_CNT__A */
+ 0xC0, 0x03, /* EC_OC_REG_TMD_HIL_MAR__A */
+ 0x40, 0x00, /* EC_OC_REG_TMD_LOL_MAR__A */
+ 0x03, 0x00, /* EC_OC_REG_TMD_CUR_CNT__A */
+
+ WRBLOCK(EC_OC_REG_AVR_ASH_CNT__A, 2),
+ 0x06, 0x00, /* EC_OC_REG_AVR_ASH_CNT__A */
+ 0x02, 0x00, /* EC_OC_REG_AVR_BSH_CNT__A */
+
+ WRBLOCK(EC_OC_REG_RCN_MODE__A, 7),
+ 0x07, 0x00, /* EC_OC_REG_RCN_MODE__A */
+ 0x00, 0x00, /* EC_OC_REG_RCN_CRA_LOP__A */
+ 0xc0, 0x00, /* EC_OC_REG_RCN_CRA_HIP__A */
+ 0x00, 0x10, /* EC_OC_REG_RCN_CST_LOP__A */
+ 0x00, 0x00, /* EC_OC_REG_RCN_CST_HIP__A */
+ 0xFF, 0x01, /* EC_OC_REG_RCN_SET_LVL__A */
+ 0x0D, 0x00, /* EC_OC_REG_RCN_GAI_LVL__A */
+
+ WRBLOCK(EC_OC_REG_RCN_CLP_LOP__A, 2),
+ 0x00, 0x00, /* EC_OC_REG_RCN_CLP_LOP__A */
+ 0xC0, 0x00, /* EC_OC_REG_RCN_CLP_HIP__A */
+
+ WR16(EC_SB_REG_CSI_OFS__A, 0x0001),
+ WR16(EC_VD_REG_FORCE__A, 0x0002),
+ WR16(EC_VD_REG_REQ_SMB_CNT__A, 0x0001),
+ WR16(EC_VD_REG_RLK_ENA__A, 0x0001),
+ WR16(EC_OD_REG_SYNC__A, 0x0664),
+ WR16(EC_OC_REG_OC_MON_SIO__A, 0x0000),
+ WR16(EC_OC_REG_SNC_ISC_LVL__A, 0x0D0C),
+ /* Output zero on monitorbus pads, power saving */
+ WR16(EC_OC_REG_OCR_MON_UOS__A,
+ (EC_OC_REG_OCR_MON_UOS_DAT_0_ENABLE |
+ EC_OC_REG_OCR_MON_UOS_DAT_1_ENABLE |
+ EC_OC_REG_OCR_MON_UOS_DAT_2_ENABLE |
+ EC_OC_REG_OCR_MON_UOS_DAT_3_ENABLE |
+ EC_OC_REG_OCR_MON_UOS_DAT_4_ENABLE |
+ EC_OC_REG_OCR_MON_UOS_DAT_5_ENABLE |
+ EC_OC_REG_OCR_MON_UOS_DAT_6_ENABLE |
+ EC_OC_REG_OCR_MON_UOS_DAT_7_ENABLE |
+ EC_OC_REG_OCR_MON_UOS_DAT_8_ENABLE |
+ EC_OC_REG_OCR_MON_UOS_DAT_9_ENABLE |
+ EC_OC_REG_OCR_MON_UOS_VAL_ENABLE |
+ EC_OC_REG_OCR_MON_UOS_CLK_ENABLE)),
+ WR16(EC_OC_REG_OCR_MON_WRI__A,
+ EC_OC_REG_OCR_MON_WRI_INIT),
/* CHK_ERROR(ResetECRAM(demod)); */
- /* Reset packet sync bytes in EC_VD ram */
- WR16(EC_OD_DEINT_RAM__A + 0x3b7 + ( 0*17) , 0x0000 ),
- WR16(EC_OD_DEINT_RAM__A + 0x3b7 + ( 1*17) , 0x0000 ),
- WR16(EC_OD_DEINT_RAM__A + 0x3b7 + ( 2*17) , 0x0000 ),
- WR16(EC_OD_DEINT_RAM__A + 0x3b7 + ( 3*17) , 0x0000 ),
- WR16(EC_OD_DEINT_RAM__A + 0x3b7 + ( 4*17) , 0x0000 ),
- WR16(EC_OD_DEINT_RAM__A + 0x3b7 + ( 5*17) , 0x0000 ),
- WR16(EC_OD_DEINT_RAM__A + 0x3b7 + ( 6*17) , 0x0000 ),
- WR16(EC_OD_DEINT_RAM__A + 0x3b7 + ( 7*17) , 0x0000 ),
- WR16(EC_OD_DEINT_RAM__A + 0x3b7 + ( 8*17) , 0x0000 ),
- WR16(EC_OD_DEINT_RAM__A + 0x3b7 + ( 9*17) , 0x0000 ),
- WR16(EC_OD_DEINT_RAM__A + 0x3b7 + (10*17) , 0x0000 ),
-
- /* Reset packet sync bytes in EC_RS ram */
- WR16(EC_RS_EC_RAM__A , 0x0000 ),
- WR16(EC_RS_EC_RAM__A + 204 , 0x0000 ),
-
- WR16(EC_SB_REG_COMM_EXEC__A , 0x0001 ),
- WR16(EC_VD_REG_COMM_EXEC__A , 0x0001 ),
- WR16(EC_OD_REG_COMM_EXEC__A , 0x0001 ),
- WR16(EC_RS_REG_COMM_EXEC__A , 0x0001 ),
- END_OF_TABLE
+ /* Reset packet sync bytes in EC_VD ram */
+ WR16(EC_OD_DEINT_RAM__A + 0x3b7 + (0 * 17), 0x0000),
+ WR16(EC_OD_DEINT_RAM__A + 0x3b7 + (1 * 17), 0x0000),
+ WR16(EC_OD_DEINT_RAM__A + 0x3b7 + (2 * 17), 0x0000),
+ WR16(EC_OD_DEINT_RAM__A + 0x3b7 + (3 * 17), 0x0000),
+ WR16(EC_OD_DEINT_RAM__A + 0x3b7 + (4 * 17), 0x0000),
+ WR16(EC_OD_DEINT_RAM__A + 0x3b7 + (5 * 17), 0x0000),
+ WR16(EC_OD_DEINT_RAM__A + 0x3b7 + (6 * 17), 0x0000),
+ WR16(EC_OD_DEINT_RAM__A + 0x3b7 + (7 * 17), 0x0000),
+ WR16(EC_OD_DEINT_RAM__A + 0x3b7 + (8 * 17), 0x0000),
+ WR16(EC_OD_DEINT_RAM__A + 0x3b7 + (9 * 17), 0x0000),
+ WR16(EC_OD_DEINT_RAM__A + 0x3b7 + (10 * 17), 0x0000),
+
+ /* Reset packet sync bytes in EC_RS ram */
+ WR16(EC_RS_EC_RAM__A, 0x0000),
+ WR16(EC_RS_EC_RAM__A + 204, 0x0000),
+
+ WR16(EC_SB_REG_COMM_EXEC__A, 0x0001),
+ WR16(EC_VD_REG_COMM_EXEC__A, 0x0001),
+ WR16(EC_OD_REG_COMM_EXEC__A, 0x0001),
+ WR16(EC_RS_REG_COMM_EXEC__A, 0x0001),
+ END_OF_TABLE
};
-u8_t DRXD_InitECB1[] =
-{
- WR16(B_EC_SB_REG_CSI_OFS0__A ,0x0001 ),
- WR16(B_EC_SB_REG_CSI_OFS1__A ,0x0001 ),
- WR16(B_EC_SB_REG_CSI_OFS2__A ,0x0001 ),
- WR16(B_EC_SB_REG_CSI_LO__A ,0x000c ),
- WR16(B_EC_SB_REG_CSI_HI__A ,0x0018 ),
- WR16(B_EC_SB_REG_SNR_HI__A ,0x007f ),
- WR16(B_EC_SB_REG_SNR_MID__A ,0x007f ),
- WR16(B_EC_SB_REG_SNR_LO__A ,0x007f ),
-
- WR16(B_EC_OC_REG_DTO_CLKMODE__A ,0x0002 ),
- WR16(B_EC_OC_REG_DTO_PER__A ,0x0006 ),
- WR16(B_EC_OC_REG_DTO_BUR__A ,0x0001 ),
- WR16(B_EC_OC_REG_RCR_CLKMODE__A ,0x0000 ),
- WR16(B_EC_OC_REG_RCN_GAI_LVL__A ,0x000D ),
- WR16(B_EC_OC_REG_OC_MPG_SIO__A ,0x0000 ),
-
- /* Needed because shadow registers do not have correct default value */
- WR16(B_EC_OC_REG_RCN_CST_LOP__A ,0x1000 ),
- WR16(B_EC_OC_REG_RCN_CST_HIP__A ,0x0000 ),
- WR16(B_EC_OC_REG_RCN_CRA_LOP__A ,0x0000 ),
- WR16(B_EC_OC_REG_RCN_CRA_HIP__A ,0x00C0 ),
- WR16(B_EC_OC_REG_RCN_CLP_LOP__A ,0x0000 ),
- WR16(B_EC_OC_REG_RCN_CLP_HIP__A ,0x00C0 ),
- WR16(B_EC_OC_REG_DTO_INC_LOP__A ,0x0000 ),
- WR16(B_EC_OC_REG_DTO_INC_HIP__A ,0x00C0 ),
-
- WR16(B_EC_OD_REG_SYNC__A ,0x0664 ),
- WR16(B_EC_RS_REG_REQ_PCK_CNT__A ,0x1000 ),
+u8_t DRXD_InitECB1[] = {
+ WR16(B_EC_SB_REG_CSI_OFS0__A, 0x0001),
+ WR16(B_EC_SB_REG_CSI_OFS1__A, 0x0001),
+ WR16(B_EC_SB_REG_CSI_OFS2__A, 0x0001),
+ WR16(B_EC_SB_REG_CSI_LO__A, 0x000c),
+ WR16(B_EC_SB_REG_CSI_HI__A, 0x0018),
+ WR16(B_EC_SB_REG_SNR_HI__A, 0x007f),
+ WR16(B_EC_SB_REG_SNR_MID__A, 0x007f),
+ WR16(B_EC_SB_REG_SNR_LO__A, 0x007f),
+
+ WR16(B_EC_OC_REG_DTO_CLKMODE__A, 0x0002),
+ WR16(B_EC_OC_REG_DTO_PER__A, 0x0006),
+ WR16(B_EC_OC_REG_DTO_BUR__A, 0x0001),
+ WR16(B_EC_OC_REG_RCR_CLKMODE__A, 0x0000),
+ WR16(B_EC_OC_REG_RCN_GAI_LVL__A, 0x000D),
+ WR16(B_EC_OC_REG_OC_MPG_SIO__A, 0x0000),
+
+ /* Needed because shadow registers do not have correct default value */
+ WR16(B_EC_OC_REG_RCN_CST_LOP__A, 0x1000),
+ WR16(B_EC_OC_REG_RCN_CST_HIP__A, 0x0000),
+ WR16(B_EC_OC_REG_RCN_CRA_LOP__A, 0x0000),
+ WR16(B_EC_OC_REG_RCN_CRA_HIP__A, 0x00C0),
+ WR16(B_EC_OC_REG_RCN_CLP_LOP__A, 0x0000),
+ WR16(B_EC_OC_REG_RCN_CLP_HIP__A, 0x00C0),
+ WR16(B_EC_OC_REG_DTO_INC_LOP__A, 0x0000),
+ WR16(B_EC_OC_REG_DTO_INC_HIP__A, 0x00C0),
+
+ WR16(B_EC_OD_REG_SYNC__A, 0x0664),
+ WR16(B_EC_RS_REG_REQ_PCK_CNT__A, 0x1000),
/* CHK_ERROR(ResetECRAM(demod)); */
- /* Reset packet sync bytes in EC_VD ram */
- WR16(EC_OD_DEINT_RAM__A + 0x3b7 + ( 0*17) , 0x0000 ),
- WR16(EC_OD_DEINT_RAM__A + 0x3b7 + ( 1*17) , 0x0000 ),
- WR16(EC_OD_DEINT_RAM__A + 0x3b7 + ( 2*17) , 0x0000 ),
- WR16(EC_OD_DEINT_RAM__A + 0x3b7 + ( 3*17) , 0x0000 ),
- WR16(EC_OD_DEINT_RAM__A + 0x3b7 + ( 4*17) , 0x0000 ),
- WR16(EC_OD_DEINT_RAM__A + 0x3b7 + ( 5*17) , 0x0000 ),
- WR16(EC_OD_DEINT_RAM__A + 0x3b7 + ( 6*17) , 0x0000 ),
- WR16(EC_OD_DEINT_RAM__A + 0x3b7 + ( 7*17) , 0x0000 ),
- WR16(EC_OD_DEINT_RAM__A + 0x3b7 + ( 8*17) , 0x0000 ),
- WR16(EC_OD_DEINT_RAM__A + 0x3b7 + ( 9*17) , 0x0000 ),
- WR16(EC_OD_DEINT_RAM__A + 0x3b7 + (10*17) , 0x0000 ),
-
- /* Reset packet sync bytes in EC_RS ram */
- WR16(EC_RS_EC_RAM__A , 0x0000 ),
- WR16(EC_RS_EC_RAM__A + 204 , 0x0000 ),
-
- WR16(B_EC_SB_REG_COMM_EXEC__A , 0x0001 ),
- WR16(B_EC_VD_REG_COMM_EXEC__A , 0x0001 ),
- WR16(B_EC_OD_REG_COMM_EXEC__A , 0x0001 ),
- WR16(B_EC_RS_REG_COMM_EXEC__A , 0x0001 ),
- END_OF_TABLE
+ /* Reset packet sync bytes in EC_VD ram */
+ WR16(EC_OD_DEINT_RAM__A + 0x3b7 + (0 * 17), 0x0000),
+ WR16(EC_OD_DEINT_RAM__A + 0x3b7 + (1 * 17), 0x0000),
+ WR16(EC_OD_DEINT_RAM__A + 0x3b7 + (2 * 17), 0x0000),
+ WR16(EC_OD_DEINT_RAM__A + 0x3b7 + (3 * 17), 0x0000),
+ WR16(EC_OD_DEINT_RAM__A + 0x3b7 + (4 * 17), 0x0000),
+ WR16(EC_OD_DEINT_RAM__A + 0x3b7 + (5 * 17), 0x0000),
+ WR16(EC_OD_DEINT_RAM__A + 0x3b7 + (6 * 17), 0x0000),
+ WR16(EC_OD_DEINT_RAM__A + 0x3b7 + (7 * 17), 0x0000),
+ WR16(EC_OD_DEINT_RAM__A + 0x3b7 + (8 * 17), 0x0000),
+ WR16(EC_OD_DEINT_RAM__A + 0x3b7 + (9 * 17), 0x0000),
+ WR16(EC_OD_DEINT_RAM__A + 0x3b7 + (10 * 17), 0x0000),
+
+ /* Reset packet sync bytes in EC_RS ram */
+ WR16(EC_RS_EC_RAM__A, 0x0000),
+ WR16(EC_RS_EC_RAM__A + 204, 0x0000),
+
+ WR16(B_EC_SB_REG_COMM_EXEC__A, 0x0001),
+ WR16(B_EC_VD_REG_COMM_EXEC__A, 0x0001),
+ WR16(B_EC_OD_REG_COMM_EXEC__A, 0x0001),
+ WR16(B_EC_RS_REG_COMM_EXEC__A, 0x0001),
+ END_OF_TABLE
};
-u8_t DRXD_ResetECA2[] =
-{
-
- WR16(EC_OC_REG_COMM_EXEC__A , 0x0000 ),
- WR16(EC_OD_REG_COMM_EXEC__A , 0x0000 ),
-
- WRBLOCK( EC_OC_REG_TMD_TOP_MODE__A , 5),
- 0x03,0x00, /* EC_OC_REG_TMD_TOP_MODE__A */
- 0xF4,0x01, /* EC_OC_REG_TMD_TOP_CNT__A */
- 0xC0,0x03, /* EC_OC_REG_TMD_HIL_MAR__A */
- 0x40,0x00, /* EC_OC_REG_TMD_LOL_MAR__A */
- 0x03,0x00, /* EC_OC_REG_TMD_CUR_CNT__A */
-
- WRBLOCK( EC_OC_REG_AVR_ASH_CNT__A , 2),
- 0x06,0x00, /* EC_OC_REG_AVR_ASH_CNT__A */
- 0x02,0x00, /* EC_OC_REG_AVR_BSH_CNT__A */
-
- WRBLOCK( EC_OC_REG_RCN_MODE__A , 7),
- 0x07,0x00, /* EC_OC_REG_RCN_MODE__A */
- 0x00,0x00, /* EC_OC_REG_RCN_CRA_LOP__A */
- 0xc0,0x00, /* EC_OC_REG_RCN_CRA_HIP__A */
- 0x00,0x10, /* EC_OC_REG_RCN_CST_LOP__A */
- 0x00,0x00, /* EC_OC_REG_RCN_CST_HIP__A */
- 0xFF,0x01, /* EC_OC_REG_RCN_SET_LVL__A */
- 0x0D,0x00, /* EC_OC_REG_RCN_GAI_LVL__A */
-
- WRBLOCK( EC_OC_REG_RCN_CLP_LOP__A , 2),
- 0x00,0x00, /* EC_OC_REG_RCN_CLP_LOP__A */
- 0xC0,0x00, /* EC_OC_REG_RCN_CLP_HIP__A */
-
- WR16(EC_OD_REG_SYNC__A , 0x0664 ),
- WR16(EC_OC_REG_OC_MON_SIO__A , 0x0000 ),
- WR16(EC_OC_REG_SNC_ISC_LVL__A , 0x0D0C ),
- /* Output zero on monitorbus pads, power saving */
- WR16(EC_OC_REG_OCR_MON_UOS__A ,
- ( EC_OC_REG_OCR_MON_UOS_DAT_0_ENABLE |
- EC_OC_REG_OCR_MON_UOS_DAT_1_ENABLE |
- EC_OC_REG_OCR_MON_UOS_DAT_2_ENABLE |
- EC_OC_REG_OCR_MON_UOS_DAT_3_ENABLE |
- EC_OC_REG_OCR_MON_UOS_DAT_4_ENABLE |
- EC_OC_REG_OCR_MON_UOS_DAT_5_ENABLE |
- EC_OC_REG_OCR_MON_UOS_DAT_6_ENABLE |
- EC_OC_REG_OCR_MON_UOS_DAT_7_ENABLE |
- EC_OC_REG_OCR_MON_UOS_DAT_8_ENABLE |
- EC_OC_REG_OCR_MON_UOS_DAT_9_ENABLE |
- EC_OC_REG_OCR_MON_UOS_VAL_ENABLE |
- EC_OC_REG_OCR_MON_UOS_CLK_ENABLE ) ),
- WR16(EC_OC_REG_OCR_MON_WRI__A,
- EC_OC_REG_OCR_MON_WRI_INIT ),
+u8_t DRXD_ResetECA2[] = {
+
+ WR16(EC_OC_REG_COMM_EXEC__A, 0x0000),
+ WR16(EC_OD_REG_COMM_EXEC__A, 0x0000),
+
+ WRBLOCK(EC_OC_REG_TMD_TOP_MODE__A, 5),
+ 0x03, 0x00, /* EC_OC_REG_TMD_TOP_MODE__A */
+ 0xF4, 0x01, /* EC_OC_REG_TMD_TOP_CNT__A */
+ 0xC0, 0x03, /* EC_OC_REG_TMD_HIL_MAR__A */
+ 0x40, 0x00, /* EC_OC_REG_TMD_LOL_MAR__A */
+ 0x03, 0x00, /* EC_OC_REG_TMD_CUR_CNT__A */
+
+ WRBLOCK(EC_OC_REG_AVR_ASH_CNT__A, 2),
+ 0x06, 0x00, /* EC_OC_REG_AVR_ASH_CNT__A */
+ 0x02, 0x00, /* EC_OC_REG_AVR_BSH_CNT__A */
+
+ WRBLOCK(EC_OC_REG_RCN_MODE__A, 7),
+ 0x07, 0x00, /* EC_OC_REG_RCN_MODE__A */
+ 0x00, 0x00, /* EC_OC_REG_RCN_CRA_LOP__A */
+ 0xc0, 0x00, /* EC_OC_REG_RCN_CRA_HIP__A */
+ 0x00, 0x10, /* EC_OC_REG_RCN_CST_LOP__A */
+ 0x00, 0x00, /* EC_OC_REG_RCN_CST_HIP__A */
+ 0xFF, 0x01, /* EC_OC_REG_RCN_SET_LVL__A */
+ 0x0D, 0x00, /* EC_OC_REG_RCN_GAI_LVL__A */
+
+ WRBLOCK(EC_OC_REG_RCN_CLP_LOP__A, 2),
+ 0x00, 0x00, /* EC_OC_REG_RCN_CLP_LOP__A */
+ 0xC0, 0x00, /* EC_OC_REG_RCN_CLP_HIP__A */
+
+ WR16(EC_OD_REG_SYNC__A, 0x0664),
+ WR16(EC_OC_REG_OC_MON_SIO__A, 0x0000),
+ WR16(EC_OC_REG_SNC_ISC_LVL__A, 0x0D0C),
+ /* Output zero on monitorbus pads, power saving */
+ WR16(EC_OC_REG_OCR_MON_UOS__A,
+ (EC_OC_REG_OCR_MON_UOS_DAT_0_ENABLE |
+ EC_OC_REG_OCR_MON_UOS_DAT_1_ENABLE |
+ EC_OC_REG_OCR_MON_UOS_DAT_2_ENABLE |
+ EC_OC_REG_OCR_MON_UOS_DAT_3_ENABLE |
+ EC_OC_REG_OCR_MON_UOS_DAT_4_ENABLE |
+ EC_OC_REG_OCR_MON_UOS_DAT_5_ENABLE |
+ EC_OC_REG_OCR_MON_UOS_DAT_6_ENABLE |
+ EC_OC_REG_OCR_MON_UOS_DAT_7_ENABLE |
+ EC_OC_REG_OCR_MON_UOS_DAT_8_ENABLE |
+ EC_OC_REG_OCR_MON_UOS_DAT_9_ENABLE |
+ EC_OC_REG_OCR_MON_UOS_VAL_ENABLE |
+ EC_OC_REG_OCR_MON_UOS_CLK_ENABLE)),
+ WR16(EC_OC_REG_OCR_MON_WRI__A,
+ EC_OC_REG_OCR_MON_WRI_INIT),
/* CHK_ERROR(ResetECRAM(demod)); */
- /* Reset packet sync bytes in EC_VD ram */
- WR16(EC_OD_DEINT_RAM__A + 0x3b7 + ( 0*17) , 0x0000 ),
- WR16(EC_OD_DEINT_RAM__A + 0x3b7 + ( 1*17) , 0x0000 ),
- WR16(EC_OD_DEINT_RAM__A + 0x3b7 + ( 2*17) , 0x0000 ),
- WR16(EC_OD_DEINT_RAM__A + 0x3b7 + ( 3*17) , 0x0000 ),
- WR16(EC_OD_DEINT_RAM__A + 0x3b7 + ( 4*17) , 0x0000 ),
- WR16(EC_OD_DEINT_RAM__A + 0x3b7 + ( 5*17) , 0x0000 ),
- WR16(EC_OD_DEINT_RAM__A + 0x3b7 + ( 6*17) , 0x0000 ),
- WR16(EC_OD_DEINT_RAM__A + 0x3b7 + ( 7*17) , 0x0000 ),
- WR16(EC_OD_DEINT_RAM__A + 0x3b7 + ( 8*17) , 0x0000 ),
- WR16(EC_OD_DEINT_RAM__A + 0x3b7 + ( 9*17) , 0x0000 ),
- WR16(EC_OD_DEINT_RAM__A + 0x3b7 + (10*17) , 0x0000 ),
-
- /* Reset packet sync bytes in EC_RS ram */
- WR16(EC_RS_EC_RAM__A , 0x0000 ),
- WR16(EC_RS_EC_RAM__A + 204 , 0x0000 ),
-
- WR16(EC_OD_REG_COMM_EXEC__A , 0x0001 ),
- END_OF_TABLE
+ /* Reset packet sync bytes in EC_VD ram */
+ WR16(EC_OD_DEINT_RAM__A + 0x3b7 + (0 * 17), 0x0000),
+ WR16(EC_OD_DEINT_RAM__A + 0x3b7 + (1 * 17), 0x0000),
+ WR16(EC_OD_DEINT_RAM__A + 0x3b7 + (2 * 17), 0x0000),
+ WR16(EC_OD_DEINT_RAM__A + 0x3b7 + (3 * 17), 0x0000),
+ WR16(EC_OD_DEINT_RAM__A + 0x3b7 + (4 * 17), 0x0000),
+ WR16(EC_OD_DEINT_RAM__A + 0x3b7 + (5 * 17), 0x0000),
+ WR16(EC_OD_DEINT_RAM__A + 0x3b7 + (6 * 17), 0x0000),
+ WR16(EC_OD_DEINT_RAM__A + 0x3b7 + (7 * 17), 0x0000),
+ WR16(EC_OD_DEINT_RAM__A + 0x3b7 + (8 * 17), 0x0000),
+ WR16(EC_OD_DEINT_RAM__A + 0x3b7 + (9 * 17), 0x0000),
+ WR16(EC_OD_DEINT_RAM__A + 0x3b7 + (10 * 17), 0x0000),
+
+ /* Reset packet sync bytes in EC_RS ram */
+ WR16(EC_RS_EC_RAM__A, 0x0000),
+ WR16(EC_RS_EC_RAM__A + 204, 0x0000),
+
+ WR16(EC_OD_REG_COMM_EXEC__A, 0x0001),
+ END_OF_TABLE
};
-u8_t DRXD_InitSC[] =
-{
- WR16(SC_COMM_EXEC__A, 0 ),
- WR16(SC_COMM_STATE__A, 0 ),
+u8_t DRXD_InitSC[] = {
+ WR16(SC_COMM_EXEC__A, 0),
+ WR16(SC_COMM_STATE__A, 0),
#ifdef COMPILE_FOR_QT
- WR16(SC_RA_RAM_BE_OPT_DELAY__A, 0x100 ),
+ WR16(SC_RA_RAM_BE_OPT_DELAY__A, 0x100),
#endif
- /* SC is not started, this is done in SetChannels() */
- END_OF_TABLE
+ /* SC is not started, this is done in SetChannels() */
+ END_OF_TABLE
};
/* Diversity settings */
-u8_t DRXD_InitDiversityFront[] =
-{
- /* Start demod ********* RF in , diversity out *****************************/
- WR16( B_SC_RA_RAM_CONFIG__A, B_SC_RA_RAM_CONFIG_FR_ENABLE__M |
- B_SC_RA_RAM_CONFIG_FREQSCAN__M ),
-
- WR16( B_SC_RA_RAM_LC_ABS_2K__A, 0x7),
- WR16( B_SC_RA_RAM_LC_ABS_8K__A, 0x7),
- WR16( B_SC_RA_RAM_IR_COARSE_8K_LENGTH__A, IRLEN_COARSE_8K ),
- WR16( B_SC_RA_RAM_IR_COARSE_8K_FREQINC__A, 1<<(11-IRLEN_COARSE_8K) ),
- WR16( B_SC_RA_RAM_IR_COARSE_8K_KAISINC__A, 1<<(17-IRLEN_COARSE_8K) ),
- WR16( B_SC_RA_RAM_IR_FINE_8K_LENGTH__A, IRLEN_FINE_8K ),
- WR16( B_SC_RA_RAM_IR_FINE_8K_FREQINC__A, 1<<(11-IRLEN_FINE_8K) ),
- WR16( B_SC_RA_RAM_IR_FINE_8K_KAISINC__A, 1<<(17-IRLEN_FINE_8K) ),
-
- WR16( B_SC_RA_RAM_IR_COARSE_2K_LENGTH__A, IRLEN_COARSE_2K ),
- WR16( B_SC_RA_RAM_IR_COARSE_2K_FREQINC__A, 1<<(11-IRLEN_COARSE_2K) ),
- WR16( B_SC_RA_RAM_IR_COARSE_2K_KAISINC__A, 1<<(17-IRLEN_COARSE_2K) ),
- WR16( B_SC_RA_RAM_IR_FINE_2K_LENGTH__A, IRLEN_FINE_2K ),
- WR16( B_SC_RA_RAM_IR_FINE_2K_FREQINC__A, 1<<(11-IRLEN_FINE_2K) ),
- WR16( B_SC_RA_RAM_IR_FINE_2K_KAISINC__A, 1<<(17-IRLEN_FINE_2K) ),
-
- WR16( B_LC_RA_RAM_FILTER_CRMM_A__A, 7),
- WR16( B_LC_RA_RAM_FILTER_CRMM_B__A, 4),
- WR16( B_LC_RA_RAM_FILTER_SRMM_A__A, 7),
- WR16( B_LC_RA_RAM_FILTER_SRMM_B__A, 4),
- WR16( B_LC_RA_RAM_FILTER_SYM_SET__A, 500),
-
- WR16( B_CC_REG_DIVERSITY__A, 0x0001 ),
- WR16( B_EC_OC_REG_OC_MODE_HIP__A, 0x0010 ),
- WR16( B_EQ_REG_RC_SEL_CAR__A, B_EQ_REG_RC_SEL_CAR_PASS_B_CE |
- B_EQ_REG_RC_SEL_CAR_LOCAL_B_CE |
- B_EQ_REG_RC_SEL_CAR_MEAS_B_CE ),
-
-
- /* 0x2a ),*/ /* CE to PASS mux */
-
- END_OF_TABLE
+u8_t DRXD_InitDiversityFront[] = {
+ /* Start demod ********* RF in , diversity out **************************** */
+ WR16(B_SC_RA_RAM_CONFIG__A, B_SC_RA_RAM_CONFIG_FR_ENABLE__M |
+ B_SC_RA_RAM_CONFIG_FREQSCAN__M),
+
+ WR16(B_SC_RA_RAM_LC_ABS_2K__A, 0x7),
+ WR16(B_SC_RA_RAM_LC_ABS_8K__A, 0x7),
+ WR16(B_SC_RA_RAM_IR_COARSE_8K_LENGTH__A, IRLEN_COARSE_8K),
+ WR16(B_SC_RA_RAM_IR_COARSE_8K_FREQINC__A, 1 << (11 - IRLEN_COARSE_8K)),
+ WR16(B_SC_RA_RAM_IR_COARSE_8K_KAISINC__A, 1 << (17 - IRLEN_COARSE_8K)),
+ WR16(B_SC_RA_RAM_IR_FINE_8K_LENGTH__A, IRLEN_FINE_8K),
+ WR16(B_SC_RA_RAM_IR_FINE_8K_FREQINC__A, 1 << (11 - IRLEN_FINE_8K)),
+ WR16(B_SC_RA_RAM_IR_FINE_8K_KAISINC__A, 1 << (17 - IRLEN_FINE_8K)),
+
+ WR16(B_SC_RA_RAM_IR_COARSE_2K_LENGTH__A, IRLEN_COARSE_2K),
+ WR16(B_SC_RA_RAM_IR_COARSE_2K_FREQINC__A, 1 << (11 - IRLEN_COARSE_2K)),
+ WR16(B_SC_RA_RAM_IR_COARSE_2K_KAISINC__A, 1 << (17 - IRLEN_COARSE_2K)),
+ WR16(B_SC_RA_RAM_IR_FINE_2K_LENGTH__A, IRLEN_FINE_2K),
+ WR16(B_SC_RA_RAM_IR_FINE_2K_FREQINC__A, 1 << (11 - IRLEN_FINE_2K)),
+ WR16(B_SC_RA_RAM_IR_FINE_2K_KAISINC__A, 1 << (17 - IRLEN_FINE_2K)),
+
+ WR16(B_LC_RA_RAM_FILTER_CRMM_A__A, 7),
+ WR16(B_LC_RA_RAM_FILTER_CRMM_B__A, 4),
+ WR16(B_LC_RA_RAM_FILTER_SRMM_A__A, 7),
+ WR16(B_LC_RA_RAM_FILTER_SRMM_B__A, 4),
+ WR16(B_LC_RA_RAM_FILTER_SYM_SET__A, 500),
+
+ WR16(B_CC_REG_DIVERSITY__A, 0x0001),
+ WR16(B_EC_OC_REG_OC_MODE_HIP__A, 0x0010),
+ WR16(B_EQ_REG_RC_SEL_CAR__A, B_EQ_REG_RC_SEL_CAR_PASS_B_CE |
+ B_EQ_REG_RC_SEL_CAR_LOCAL_B_CE | B_EQ_REG_RC_SEL_CAR_MEAS_B_CE),
+
+ /* 0x2a ), *//* CE to PASS mux */
+
+ END_OF_TABLE
};
-u8_t DRXD_InitDiversityEnd[] =
-{
- /* End demod *********** combining RF in and diversity in, MPEG TS out *****/
- /* disable near/far; switch on timing slave mode */
- WR16( B_SC_RA_RAM_CONFIG__A, B_SC_RA_RAM_CONFIG_FR_ENABLE__M |
- B_SC_RA_RAM_CONFIG_FREQSCAN__M |
- B_SC_RA_RAM_CONFIG_DIV_ECHO_ENABLE__M |
- B_SC_RA_RAM_CONFIG_SLAVE__M |
- B_SC_RA_RAM_CONFIG_DIV_BLANK_ENABLE__M
+u8_t DRXD_InitDiversityEnd[] = {
+ /* End demod *********** combining RF in and diversity in, MPEG TS out **** */
+ /* disable near/far; switch on timing slave mode */
+ WR16(B_SC_RA_RAM_CONFIG__A, B_SC_RA_RAM_CONFIG_FR_ENABLE__M |
+ B_SC_RA_RAM_CONFIG_FREQSCAN__M |
+ B_SC_RA_RAM_CONFIG_DIV_ECHO_ENABLE__M |
+ B_SC_RA_RAM_CONFIG_SLAVE__M |
+ B_SC_RA_RAM_CONFIG_DIV_BLANK_ENABLE__M
/* MV from CtrlDiversity */
- ),
+ ),
#ifdef DRXDDIV_SRMM_SLAVING
- WR16( SC_RA_RAM_LC_ABS_2K__A, 0x3c7),
- WR16( SC_RA_RAM_LC_ABS_8K__A, 0x3c7),
+ WR16(SC_RA_RAM_LC_ABS_2K__A, 0x3c7),
+ WR16(SC_RA_RAM_LC_ABS_8K__A, 0x3c7),
#else
- WR16( SC_RA_RAM_LC_ABS_2K__A, 0x7),
- WR16( SC_RA_RAM_LC_ABS_8K__A, 0x7),
+ WR16(SC_RA_RAM_LC_ABS_2K__A, 0x7),
+ WR16(SC_RA_RAM_LC_ABS_8K__A, 0x7),
#endif
- WR16( B_SC_RA_RAM_IR_COARSE_8K_LENGTH__A, IRLEN_COARSE_8K ),
- WR16( B_SC_RA_RAM_IR_COARSE_8K_FREQINC__A, 1<<(11-IRLEN_COARSE_8K) ),
- WR16( B_SC_RA_RAM_IR_COARSE_8K_KAISINC__A, 1<<(17-IRLEN_COARSE_8K) ),
- WR16( B_SC_RA_RAM_IR_FINE_8K_LENGTH__A, IRLEN_FINE_8K ),
- WR16( B_SC_RA_RAM_IR_FINE_8K_FREQINC__A, 1<<(11-IRLEN_FINE_8K) ),
- WR16( B_SC_RA_RAM_IR_FINE_8K_KAISINC__A, 1<<(17-IRLEN_FINE_8K) ),
-
- WR16( B_SC_RA_RAM_IR_COARSE_2K_LENGTH__A, IRLEN_COARSE_2K ),
- WR16( B_SC_RA_RAM_IR_COARSE_2K_FREQINC__A, 1<<(11-IRLEN_COARSE_2K) ),
- WR16( B_SC_RA_RAM_IR_COARSE_2K_KAISINC__A, 1<<(17-IRLEN_COARSE_2K) ),
- WR16( B_SC_RA_RAM_IR_FINE_2K_LENGTH__A, IRLEN_FINE_2K ),
- WR16( B_SC_RA_RAM_IR_FINE_2K_FREQINC__A, 1<<(11-IRLEN_FINE_2K) ),
- WR16( B_SC_RA_RAM_IR_FINE_2K_KAISINC__A, 1<<(17-IRLEN_FINE_2K) ),
-
- WR16( B_LC_RA_RAM_FILTER_CRMM_A__A, 7),
- WR16( B_LC_RA_RAM_FILTER_CRMM_B__A, 4),
- WR16( B_LC_RA_RAM_FILTER_SRMM_A__A, 7),
- WR16( B_LC_RA_RAM_FILTER_SRMM_B__A, 4),
- WR16( B_LC_RA_RAM_FILTER_SYM_SET__A, 500),
-
- WR16( B_CC_REG_DIVERSITY__A, 0x0001 ),
- END_OF_TABLE
+ WR16(B_SC_RA_RAM_IR_COARSE_8K_LENGTH__A, IRLEN_COARSE_8K),
+ WR16(B_SC_RA_RAM_IR_COARSE_8K_FREQINC__A, 1 << (11 - IRLEN_COARSE_8K)),
+ WR16(B_SC_RA_RAM_IR_COARSE_8K_KAISINC__A, 1 << (17 - IRLEN_COARSE_8K)),
+ WR16(B_SC_RA_RAM_IR_FINE_8K_LENGTH__A, IRLEN_FINE_8K),
+ WR16(B_SC_RA_RAM_IR_FINE_8K_FREQINC__A, 1 << (11 - IRLEN_FINE_8K)),
+ WR16(B_SC_RA_RAM_IR_FINE_8K_KAISINC__A, 1 << (17 - IRLEN_FINE_8K)),
+
+ WR16(B_SC_RA_RAM_IR_COARSE_2K_LENGTH__A, IRLEN_COARSE_2K),
+ WR16(B_SC_RA_RAM_IR_COARSE_2K_FREQINC__A, 1 << (11 - IRLEN_COARSE_2K)),
+ WR16(B_SC_RA_RAM_IR_COARSE_2K_KAISINC__A, 1 << (17 - IRLEN_COARSE_2K)),
+ WR16(B_SC_RA_RAM_IR_FINE_2K_LENGTH__A, IRLEN_FINE_2K),
+ WR16(B_SC_RA_RAM_IR_FINE_2K_FREQINC__A, 1 << (11 - IRLEN_FINE_2K)),
+ WR16(B_SC_RA_RAM_IR_FINE_2K_KAISINC__A, 1 << (17 - IRLEN_FINE_2K)),
+
+ WR16(B_LC_RA_RAM_FILTER_CRMM_A__A, 7),
+ WR16(B_LC_RA_RAM_FILTER_CRMM_B__A, 4),
+ WR16(B_LC_RA_RAM_FILTER_SRMM_A__A, 7),
+ WR16(B_LC_RA_RAM_FILTER_SRMM_B__A, 4),
+ WR16(B_LC_RA_RAM_FILTER_SYM_SET__A, 500),
+
+ WR16(B_CC_REG_DIVERSITY__A, 0x0001),
+ END_OF_TABLE
};
-u8_t DRXD_DisableDiversity[] =
-{
- WR16( B_SC_RA_RAM_LC_ABS_2K__A, B_SC_RA_RAM_LC_ABS_2K__PRE),
- WR16( B_SC_RA_RAM_LC_ABS_8K__A, B_SC_RA_RAM_LC_ABS_8K__PRE),
- WR16( B_SC_RA_RAM_IR_COARSE_8K_LENGTH__A, B_SC_RA_RAM_IR_COARSE_8K_LENGTH__PRE ),
- WR16( B_SC_RA_RAM_IR_COARSE_8K_FREQINC__A, B_SC_RA_RAM_IR_COARSE_8K_FREQINC__PRE ),
- WR16( B_SC_RA_RAM_IR_COARSE_8K_KAISINC__A, B_SC_RA_RAM_IR_COARSE_8K_KAISINC__PRE ),
- WR16( B_SC_RA_RAM_IR_FINE_8K_LENGTH__A, B_SC_RA_RAM_IR_FINE_8K_LENGTH__PRE ),
- WR16( B_SC_RA_RAM_IR_FINE_8K_FREQINC__A, B_SC_RA_RAM_IR_FINE_8K_FREQINC__PRE ),
- WR16( B_SC_RA_RAM_IR_FINE_8K_KAISINC__A, B_SC_RA_RAM_IR_FINE_8K_KAISINC__PRE ),
-
- WR16( B_SC_RA_RAM_IR_COARSE_2K_LENGTH__A, B_SC_RA_RAM_IR_COARSE_2K_LENGTH__PRE ),
- WR16( B_SC_RA_RAM_IR_COARSE_2K_FREQINC__A, B_SC_RA_RAM_IR_COARSE_2K_FREQINC__PRE ),
- WR16( B_SC_RA_RAM_IR_COARSE_2K_KAISINC__A, B_SC_RA_RAM_IR_COARSE_2K_KAISINC__PRE ),
- WR16( B_SC_RA_RAM_IR_FINE_2K_LENGTH__A, B_SC_RA_RAM_IR_FINE_2K_LENGTH__PRE ),
- WR16( B_SC_RA_RAM_IR_FINE_2K_FREQINC__A, B_SC_RA_RAM_IR_FINE_2K_FREQINC__PRE ),
- WR16( B_SC_RA_RAM_IR_FINE_2K_KAISINC__A, B_SC_RA_RAM_IR_FINE_2K_KAISINC__PRE ),
-
- WR16( B_LC_RA_RAM_FILTER_CRMM_A__A, B_LC_RA_RAM_FILTER_CRMM_A__PRE),
- WR16( B_LC_RA_RAM_FILTER_CRMM_B__A, B_LC_RA_RAM_FILTER_CRMM_B__PRE),
- WR16( B_LC_RA_RAM_FILTER_SRMM_A__A, B_LC_RA_RAM_FILTER_SRMM_A__PRE),
- WR16( B_LC_RA_RAM_FILTER_SRMM_B__A, B_LC_RA_RAM_FILTER_SRMM_B__PRE),
- WR16( B_LC_RA_RAM_FILTER_SYM_SET__A, B_LC_RA_RAM_FILTER_SYM_SET__PRE),
-
-
- WR16( B_CC_REG_DIVERSITY__A, 0x0000 ),
- WR16( B_EQ_REG_RC_SEL_CAR__A, B_EQ_REG_RC_SEL_CAR_INIT ), /* combining disabled*/
-
- END_OF_TABLE
+u8_t DRXD_DisableDiversity[] = {
+ WR16(B_SC_RA_RAM_LC_ABS_2K__A, B_SC_RA_RAM_LC_ABS_2K__PRE),
+ WR16(B_SC_RA_RAM_LC_ABS_8K__A, B_SC_RA_RAM_LC_ABS_8K__PRE),
+ WR16(B_SC_RA_RAM_IR_COARSE_8K_LENGTH__A,
+ B_SC_RA_RAM_IR_COARSE_8K_LENGTH__PRE),
+ WR16(B_SC_RA_RAM_IR_COARSE_8K_FREQINC__A,
+ B_SC_RA_RAM_IR_COARSE_8K_FREQINC__PRE),
+ WR16(B_SC_RA_RAM_IR_COARSE_8K_KAISINC__A,
+ B_SC_RA_RAM_IR_COARSE_8K_KAISINC__PRE),
+ WR16(B_SC_RA_RAM_IR_FINE_8K_LENGTH__A,
+ B_SC_RA_RAM_IR_FINE_8K_LENGTH__PRE),
+ WR16(B_SC_RA_RAM_IR_FINE_8K_FREQINC__A,
+ B_SC_RA_RAM_IR_FINE_8K_FREQINC__PRE),
+ WR16(B_SC_RA_RAM_IR_FINE_8K_KAISINC__A,
+ B_SC_RA_RAM_IR_FINE_8K_KAISINC__PRE),
+
+ WR16(B_SC_RA_RAM_IR_COARSE_2K_LENGTH__A,
+ B_SC_RA_RAM_IR_COARSE_2K_LENGTH__PRE),
+ WR16(B_SC_RA_RAM_IR_COARSE_2K_FREQINC__A,
+ B_SC_RA_RAM_IR_COARSE_2K_FREQINC__PRE),
+ WR16(B_SC_RA_RAM_IR_COARSE_2K_KAISINC__A,
+ B_SC_RA_RAM_IR_COARSE_2K_KAISINC__PRE),
+ WR16(B_SC_RA_RAM_IR_FINE_2K_LENGTH__A,
+ B_SC_RA_RAM_IR_FINE_2K_LENGTH__PRE),
+ WR16(B_SC_RA_RAM_IR_FINE_2K_FREQINC__A,
+ B_SC_RA_RAM_IR_FINE_2K_FREQINC__PRE),
+ WR16(B_SC_RA_RAM_IR_FINE_2K_KAISINC__A,
+ B_SC_RA_RAM_IR_FINE_2K_KAISINC__PRE),
+
+ WR16(B_LC_RA_RAM_FILTER_CRMM_A__A, B_LC_RA_RAM_FILTER_CRMM_A__PRE),
+ WR16(B_LC_RA_RAM_FILTER_CRMM_B__A, B_LC_RA_RAM_FILTER_CRMM_B__PRE),
+ WR16(B_LC_RA_RAM_FILTER_SRMM_A__A, B_LC_RA_RAM_FILTER_SRMM_A__PRE),
+ WR16(B_LC_RA_RAM_FILTER_SRMM_B__A, B_LC_RA_RAM_FILTER_SRMM_B__PRE),
+ WR16(B_LC_RA_RAM_FILTER_SYM_SET__A, B_LC_RA_RAM_FILTER_SYM_SET__PRE),
+
+ WR16(B_CC_REG_DIVERSITY__A, 0x0000),
+ WR16(B_EQ_REG_RC_SEL_CAR__A, B_EQ_REG_RC_SEL_CAR_INIT), /* combining disabled */
+
+ END_OF_TABLE
};
-u8_t DRXD_StartDiversityFront[] =
-{
- /* Start demod, RF in and diversity out, no combining */
- WR16( B_FE_CF_REG_IMP_VAL__A, 0x0 ),
- WR16( B_FE_AD_REG_FDB_IN__A, 0x0 ),
- WR16( B_FE_AD_REG_INVEXT__A, 0x0 ),
- WR16( B_EQ_REG_COMM_MB__A, 0x12 ), /* EQ to MB out */
- WR16( B_EQ_REG_RC_SEL_CAR__A, B_EQ_REG_RC_SEL_CAR_PASS_B_CE | /* CE to PASS mux */
- B_EQ_REG_RC_SEL_CAR_LOCAL_B_CE |
- B_EQ_REG_RC_SEL_CAR_MEAS_B_CE ),
-
- WR16( SC_RA_RAM_ECHO_SHIFT_LIM__A, 2 ),
-
- END_OF_TABLE
+u8_t DRXD_StartDiversityFront[] = {
+ /* Start demod, RF in and diversity out, no combining */
+ WR16(B_FE_CF_REG_IMP_VAL__A, 0x0),
+ WR16(B_FE_AD_REG_FDB_IN__A, 0x0),
+ WR16(B_FE_AD_REG_INVEXT__A, 0x0),
+ WR16(B_EQ_REG_COMM_MB__A, 0x12), /* EQ to MB out */
+ WR16(B_EQ_REG_RC_SEL_CAR__A, B_EQ_REG_RC_SEL_CAR_PASS_B_CE | /* CE to PASS mux */
+ B_EQ_REG_RC_SEL_CAR_LOCAL_B_CE | B_EQ_REG_RC_SEL_CAR_MEAS_B_CE),
+
+ WR16(SC_RA_RAM_ECHO_SHIFT_LIM__A, 2),
+
+ END_OF_TABLE
};
-u8_t DRXD_StartDiversityEnd[] =
-{
- /* End demod, combining RF in and diversity in, MPEG TS out */
- WR16( B_FE_CF_REG_IMP_VAL__A, 0x0 ), /* disable impulse noise cruncher */
- WR16( B_FE_AD_REG_INVEXT__A, 0x0 ), /* clock inversion (for sohard board) */
- WR16( B_CP_REG_BR_STR_DEL__A, 10 ), /* apperently no mb delay matching is best */
+u8_t DRXD_StartDiversityEnd[] = {
+ /* End demod, combining RF in and diversity in, MPEG TS out */
+ WR16(B_FE_CF_REG_IMP_VAL__A, 0x0), /* disable impulse noise cruncher */
+ WR16(B_FE_AD_REG_INVEXT__A, 0x0), /* clock inversion (for sohard board) */
+ WR16(B_CP_REG_BR_STR_DEL__A, 10), /* apperently no mb delay matching is best */
- WR16( B_EQ_REG_RC_SEL_CAR__A, B_EQ_REG_RC_SEL_CAR_DIV_ON | /* org = 0x81 combining enabled */
- B_EQ_REG_RC_SEL_CAR_MEAS_A_CC |
- B_EQ_REG_RC_SEL_CAR_PASS_A_CC |
- B_EQ_REG_RC_SEL_CAR_LOCAL_A_CC ),
+ WR16(B_EQ_REG_RC_SEL_CAR__A, B_EQ_REG_RC_SEL_CAR_DIV_ON | /* org = 0x81 combining enabled */
+ B_EQ_REG_RC_SEL_CAR_MEAS_A_CC |
+ B_EQ_REG_RC_SEL_CAR_PASS_A_CC | B_EQ_REG_RC_SEL_CAR_LOCAL_A_CC),
- END_OF_TABLE
+ END_OF_TABLE
};
-u8_t DRXD_DiversityDelay8MHZ[] =
-{
- WR16( B_SC_RA_RAM_DIVERSITY_DELAY_2K_32__A, 1150 - 50 ),
- WR16( B_SC_RA_RAM_DIVERSITY_DELAY_2K_16__A, 1100 - 50 ),
- WR16( B_SC_RA_RAM_DIVERSITY_DELAY_2K_8__A , 1000 - 50 ),
- WR16( B_SC_RA_RAM_DIVERSITY_DELAY_2K_4__A , 800 - 50 ),
- WR16( B_SC_RA_RAM_DIVERSITY_DELAY_8K_32__A, 5420 - 50 ),
- WR16( B_SC_RA_RAM_DIVERSITY_DELAY_8K_16__A, 5200 - 50 ),
- WR16( B_SC_RA_RAM_DIVERSITY_DELAY_8K_8__A , 4800 - 50 ),
- WR16( B_SC_RA_RAM_DIVERSITY_DELAY_8K_4__A , 4000 - 50 ),
- END_OF_TABLE
+u8_t DRXD_DiversityDelay8MHZ[] = {
+ WR16(B_SC_RA_RAM_DIVERSITY_DELAY_2K_32__A, 1150 - 50),
+ WR16(B_SC_RA_RAM_DIVERSITY_DELAY_2K_16__A, 1100 - 50),
+ WR16(B_SC_RA_RAM_DIVERSITY_DELAY_2K_8__A, 1000 - 50),
+ WR16(B_SC_RA_RAM_DIVERSITY_DELAY_2K_4__A, 800 - 50),
+ WR16(B_SC_RA_RAM_DIVERSITY_DELAY_8K_32__A, 5420 - 50),
+ WR16(B_SC_RA_RAM_DIVERSITY_DELAY_8K_16__A, 5200 - 50),
+ WR16(B_SC_RA_RAM_DIVERSITY_DELAY_8K_8__A, 4800 - 50),
+ WR16(B_SC_RA_RAM_DIVERSITY_DELAY_8K_4__A, 4000 - 50),
+ END_OF_TABLE
};
-u8_t DRXD_DiversityDelay6MHZ[] = /* also used ok for 7 MHz */
+u8_t DRXD_DiversityDelay6MHZ[] = /* also used ok for 7 MHz */
{
- WR16( B_SC_RA_RAM_DIVERSITY_DELAY_2K_32__A, 1100 - 50 ),
- WR16( B_SC_RA_RAM_DIVERSITY_DELAY_2K_16__A, 1000 - 50 ),
- WR16( B_SC_RA_RAM_DIVERSITY_DELAY_2K_8__A , 900 - 50 ),
- WR16( B_SC_RA_RAM_DIVERSITY_DELAY_2K_4__A , 600 - 50 ),
- WR16( B_SC_RA_RAM_DIVERSITY_DELAY_8K_32__A, 5300 - 50 ),
- WR16( B_SC_RA_RAM_DIVERSITY_DELAY_8K_16__A, 5000 - 50 ),
- WR16( B_SC_RA_RAM_DIVERSITY_DELAY_8K_8__A , 4500 - 50 ),
- WR16( B_SC_RA_RAM_DIVERSITY_DELAY_8K_4__A , 3500 - 50 ),
- END_OF_TABLE
+ WR16(B_SC_RA_RAM_DIVERSITY_DELAY_2K_32__A, 1100 - 50),
+ WR16(B_SC_RA_RAM_DIVERSITY_DELAY_2K_16__A, 1000 - 50),
+ WR16(B_SC_RA_RAM_DIVERSITY_DELAY_2K_8__A, 900 - 50),
+ WR16(B_SC_RA_RAM_DIVERSITY_DELAY_2K_4__A, 600 - 50),
+ WR16(B_SC_RA_RAM_DIVERSITY_DELAY_8K_32__A, 5300 - 50),
+ WR16(B_SC_RA_RAM_DIVERSITY_DELAY_8K_16__A, 5000 - 50),
+ WR16(B_SC_RA_RAM_DIVERSITY_DELAY_8K_8__A, 4500 - 50),
+ WR16(B_SC_RA_RAM_DIVERSITY_DELAY_8K_4__A, 3500 - 50),
+ END_OF_TABLE
};
#define DRX_LOCK_FEC 2
#define DRX_LOCK_DEMOD 4
-
/****************************************************************************/
enum CSCDState {
struct SCfgAgc {
enum AGC_CTRL_MODE ctrlMode;
- u16 outputLevel; /* range [0, ... , 1023], 1/n of fullscale range */
- u16 settleLevel; /* range [0, ... , 1023], 1/n of fullscale range */
- u16 minOutputLevel;/* range [0, ... , 1023], 1/n of fullscale range */
- u16 maxOutputLevel;/* range [0, ... , 1023], 1/n of fullscale range */
- u16 speed; /* range [0, ... , 1023], 1/n of fullscale range */
+ u16 outputLevel; /* range [0, ... , 1023], 1/n of fullscale range */
+ u16 settleLevel; /* range [0, ... , 1023], 1/n of fullscale range */
+ u16 minOutputLevel; /* range [0, ... , 1023], 1/n of fullscale range */
+ u16 maxOutputLevel; /* range [0, ... , 1023], 1/n of fullscale range */
+ u16 speed; /* range [0, ... , 1023], 1/n of fullscale range */
u16 R1;
u16 R2;
enum app_env {
APPENV_STATIC = 0,
APPENV_PORTABLE = 1,
- APPENV_MOBILE = 2
+ APPENV_MOBILE = 2
};
enum EIFFilter {
int init_done;
struct semaphore mutex;
- u8 chip_adr;
+ u8 chip_adr;
u16 hi_cfg_timing_div;
u16 hi_cfg_bridge_delay;
u16 hi_cfg_wakeup_key;
};
-
/****************************************************************************/
/* I2C **********************************************************************/
/****************************************************************************/
-static int i2c_write(struct i2c_adapter *adap, u8 adr, u8 *data, int len)
+static int i2c_write(struct i2c_adapter *adap, u8 adr, u8 * data, int len)
{
- struct i2c_msg msg = { .addr=adr, .flags=0, .buf=data, .len=len };
+ struct i2c_msg msg = {.addr = adr,.flags = 0,.buf = data,.len = len };
if (i2c_transfer(adap, &msg, 1) != 1)
return -1;
}
static int i2c_read(struct i2c_adapter *adap,
- u8 adr, u8 *msg, int len, u8 *answ, int alen)
+ u8 adr, u8 * msg, int len, u8 * answ, int alen)
{
- struct i2c_msg msgs[2] = { { .addr=adr, .flags=0,
- .buf=msg, .len=len },
- { .addr=adr, .flags=I2C_M_RD,
- .buf=answ, .len=alen } };
+ struct i2c_msg msgs[2] = { {.addr = adr,.flags = 0,
+ .buf = msg,.len = len},
+ {.addr = adr,.flags = I2C_M_RD,
+ .buf = answ,.len = alen}
+ };
if (i2c_transfer(adap, msgs, 2) != 2)
return -1;
return 0;
{
u64 tmp64;
- tmp64=(u64)a*(u64)b;
+ tmp64 = (u64) a *(u64) b;
do_div(tmp64, c);
return (u32) tmp64;
}
-static int Read16(struct drxd_state *state, u32 reg, u16 *data, u8 flags)
+static int Read16(struct drxd_state *state, u32 reg, u16 * data, u8 flags)
{
- u8 adr=state->config.demod_address;
- u8 mm1[4]={reg&0xff, (reg>>16)&0xff,
- flags|((reg>>24)&0xff), (reg>>8)&0xff};
+ u8 adr = state->config.demod_address;
+ u8 mm1[4] = { reg & 0xff, (reg >> 16) & 0xff,
+ flags | ((reg >> 24) & 0xff), (reg >> 8) & 0xff
+ };
u8 mm2[2];
- if (i2c_read(state->i2c, adr, mm1, 4, mm2, 2)<0)
+ if (i2c_read(state->i2c, adr, mm1, 4, mm2, 2) < 0)
return -1;
if (data)
- *data=mm2[0]|(mm2[1]<<8);
- return mm2[0]|(mm2[1]<<8);
+ *data = mm2[0] | (mm2[1] << 8);
+ return mm2[0] | (mm2[1] << 8);
}
-static int Read32(struct drxd_state *state, u32 reg, u32 *data, u8 flags)
+static int Read32(struct drxd_state *state, u32 reg, u32 * data, u8 flags)
{
- u8 adr=state->config.demod_address;
- u8 mm1[4]={reg&0xff, (reg>>16)&0xff,
- flags|((reg>>24)&0xff), (reg>>8)&0xff};
+ u8 adr = state->config.demod_address;
+ u8 mm1[4] = { reg & 0xff, (reg >> 16) & 0xff,
+ flags | ((reg >> 24) & 0xff), (reg >> 8) & 0xff
+ };
u8 mm2[4];
- if (i2c_read(state->i2c, adr, mm1, 4, mm2, 4)<0)
+ if (i2c_read(state->i2c, adr, mm1, 4, mm2, 4) < 0)
return -1;
if (data)
- *data=mm2[0]|(mm2[1]<<8)|(mm2[2]<<16)|(mm2[3]<<24);
+ *data =
+ mm2[0] | (mm2[1] << 8) | (mm2[2] << 16) | (mm2[3] << 24);
return 0;
}
static int Write16(struct drxd_state *state, u32 reg, u16 data, u8 flags)
{
- u8 adr=state->config.demod_address;
- u8 mm[6]={ reg&0xff, (reg>>16)&0xff,
- flags|((reg>>24)&0xff), (reg>>8)&0xff,
- data&0xff, (data>>8)&0xff };
+ u8 adr = state->config.demod_address;
+ u8 mm[6] = { reg & 0xff, (reg >> 16) & 0xff,
+ flags | ((reg >> 24) & 0xff), (reg >> 8) & 0xff,
+ data & 0xff, (data >> 8) & 0xff
+ };
- if (i2c_write(state->i2c, adr, mm, 6)<0)
+ if (i2c_write(state->i2c, adr, mm, 6) < 0)
return -1;
return 0;
}
static int Write32(struct drxd_state *state, u32 reg, u32 data, u8 flags)
{
- u8 adr=state->config.demod_address;
- u8 mm[8]={ reg&0xff, (reg>>16)&0xff,
- flags|((reg>>24)&0xff), (reg>>8)&0xff,
- data&0xff, (data>>8)&0xff,
- (data>>16)&0xff, (data>>24)&0xff };
+ u8 adr = state->config.demod_address;
+ u8 mm[8] = { reg & 0xff, (reg >> 16) & 0xff,
+ flags | ((reg >> 24) & 0xff), (reg >> 8) & 0xff,
+ data & 0xff, (data >> 8) & 0xff,
+ (data >> 16) & 0xff, (data >> 24) & 0xff
+ };
- if (i2c_write(state->i2c, adr, mm, 8)<0)
+ if (i2c_write(state->i2c, adr, mm, 8) < 0)
return -1;
return 0;
}
static int write_chunk(struct drxd_state *state,
- u32 reg, u8 *data, u32 len, u8 flags)
+ u32 reg, u8 * data, u32 len, u8 flags)
{
- u8 adr=state->config.demod_address;
- u8 mm[CHUNK_SIZE+4]={ reg&0xff, (reg>>16)&0xff,
- flags|((reg>>24)&0xff), (reg>>8)&0xff };
+ u8 adr = state->config.demod_address;
+ u8 mm[CHUNK_SIZE + 4] = { reg & 0xff, (reg >> 16) & 0xff,
+ flags | ((reg >> 24) & 0xff), (reg >> 8) & 0xff
+ };
int i;
- for (i=0; i<len; i++)
- mm[4+i]=data[i];
- if (i2c_write(state->i2c, adr, mm, 4+len)<0) {
+ for (i = 0; i < len; i++)
+ mm[4 + i] = data[i];
+ if (i2c_write(state->i2c, adr, mm, 4 + len) < 0) {
printk("error in write_chunk\n");
return -1;
}
}
static int WriteBlock(struct drxd_state *state,
- u32 Address, u16 BlockSize, u8 *pBlock, u8 Flags)
+ u32 Address, u16 BlockSize, u8 * pBlock, u8 Flags)
{
- while(BlockSize > 0) {
+ while (BlockSize > 0) {
u16 Chunk = BlockSize > CHUNK_SIZE ? CHUNK_SIZE : BlockSize;
- if (write_chunk(state, Address, pBlock, Chunk, Flags)<0)
+ if (write_chunk(state, Address, pBlock, Chunk, Flags) < 0)
return -1;
pBlock += Chunk;
Address += (Chunk >> 1);
return 0;
}
-static int WriteTable(struct drxd_state *state, u8 *pTable)
+static int WriteTable(struct drxd_state *state, u8 * pTable)
{
int status = 0;
- if( pTable == NULL )
+ if (pTable == NULL)
return 0;
- while(!status) {
+ while (!status) {
u16 Length;
- u32 Address = pTable[0]|(pTable[1]<<8)|
- (pTable[2]<<16)|(pTable[3]<<24);
+ u32 Address = pTable[0] | (pTable[1] << 8) |
+ (pTable[2] << 16) | (pTable[3] << 24);
- if (Address==0xFFFFFFFF)
+ if (Address == 0xFFFFFFFF)
break;
pTable += sizeof(u32);
- Length = pTable[0]|(pTable[1]<<8);
+ Length = pTable[0] | (pTable[1] << 8);
pTable += sizeof(u16);
if (!Length)
break;
- status = WriteBlock(state, Address, Length*2, pTable, 0);
- pTable += (Length*2);
+ status = WriteBlock(state, Address, Length * 2, pTable, 0);
+ pTable += (Length * 2);
}
return status;
}
-
/****************************************************************************/
/****************************************************************************/
/****************************************************************************/
CHK_ERROR(WriteTable(state, state->m_InitCE));
if (state->operation_mode == OM_DVBT_Diversity_Front ||
- state->operation_mode == OM_DVBT_Diversity_End ) {
+ state->operation_mode == OM_DVBT_Diversity_End) {
AppEnv = state->app_env_diversity;
}
- if ( AppEnv == APPENV_STATIC ) {
- CHK_ERROR(Write16(state,CE_REG_TAPSET__A, 0x0000,0));
- } else if( AppEnv == APPENV_PORTABLE ) {
- CHK_ERROR(Write16(state,CE_REG_TAPSET__A, 0x0001,0));
- } else if( AppEnv == APPENV_MOBILE && state->type_A ) {
- CHK_ERROR(Write16(state,CE_REG_TAPSET__A, 0x0002,0));
- } else if( AppEnv == APPENV_MOBILE && !state->type_A ) {
- CHK_ERROR(Write16(state,CE_REG_TAPSET__A, 0x0006,0));
+ if (AppEnv == APPENV_STATIC) {
+ CHK_ERROR(Write16(state, CE_REG_TAPSET__A, 0x0000, 0));
+ } else if (AppEnv == APPENV_PORTABLE) {
+ CHK_ERROR(Write16(state, CE_REG_TAPSET__A, 0x0001, 0));
+ } else if (AppEnv == APPENV_MOBILE && state->type_A) {
+ CHK_ERROR(Write16(state, CE_REG_TAPSET__A, 0x0002, 0));
+ } else if (AppEnv == APPENV_MOBILE && !state->type_A) {
+ CHK_ERROR(Write16(state, CE_REG_TAPSET__A, 0x0006, 0));
}
/* start ce */
- CHK_ERROR(Write16(state,B_CE_REG_COMM_EXEC__A,0x0001,0));
- } while(0);
+ CHK_ERROR(Write16(state, B_CE_REG_COMM_EXEC__A, 0x0001, 0));
+ } while (0);
return status;
}
static int StopOC(struct drxd_state *state)
{
int status = 0;
- u16 ocSyncLvl = 0;
- u16 ocModeLop = state->m_EcOcRegOcModeLop;
- u16 dtoIncLop = 0;
- u16 dtoIncHip = 0;
+ u16 ocSyncLvl = 0;
+ u16 ocModeLop = state->m_EcOcRegOcModeLop;
+ u16 dtoIncLop = 0;
+ u16 dtoIncHip = 0;
do {
/* Store output configuration */
/* Flush FIFO (byte-boundary) at fixed rate */
CHK_ERROR(Read16(state, EC_OC_REG_RCN_MAP_LOP__A,
- &dtoIncLop,0 ));
+ &dtoIncLop, 0));
CHK_ERROR(Read16(state, EC_OC_REG_RCN_MAP_HIP__A,
- &dtoIncHip,0 ));
+ &dtoIncHip, 0));
CHK_ERROR(Write16(state, EC_OC_REG_DTO_INC_LOP__A,
- dtoIncLop,0 ));
+ dtoIncLop, 0));
CHK_ERROR(Write16(state, EC_OC_REG_DTO_INC_HIP__A,
- dtoIncHip,0 ));
+ dtoIncHip, 0));
ocModeLop &= ~(EC_OC_REG_OC_MODE_LOP_DTO_CTR_SRC__M);
- ocModeLop |= EC_OC_REG_OC_MODE_LOP_DTO_CTR_SRC_STATIC;
+ ocModeLop |= EC_OC_REG_OC_MODE_LOP_DTO_CTR_SRC_STATIC;
CHK_ERROR(Write16(state, EC_OC_REG_OC_MODE_LOP__A,
- ocModeLop,0 ));
+ ocModeLop, 0));
CHK_ERROR(Write16(state, EC_OC_REG_COMM_EXEC__A,
- EC_OC_REG_COMM_EXEC_CTL_HOLD,0 ));
+ EC_OC_REG_COMM_EXEC_CTL_HOLD, 0));
msleep(1);
/* Output pins to '0' */
CHK_ERROR(Write16(state, EC_OC_REG_OCR_MPG_UOS__A,
- EC_OC_REG_OCR_MPG_UOS__M,0 ));
+ EC_OC_REG_OCR_MPG_UOS__M, 0));
/* Force the OC out of sync */
ocSyncLvl &= ~(EC_OC_REG_SNC_ISC_LVL_OSC__M);
CHK_ERROR(Write16(state, EC_OC_REG_SNC_ISC_LVL__A,
- ocSyncLvl,0 ));
+ ocSyncLvl, 0));
ocModeLop &= ~(EC_OC_REG_OC_MODE_LOP_PAR_ENA__M);
- ocModeLop |= EC_OC_REG_OC_MODE_LOP_PAR_ENA_ENABLE;
- ocModeLop |= 0x2; /* Magically-out-of-sync */
+ ocModeLop |= EC_OC_REG_OC_MODE_LOP_PAR_ENA_ENABLE;
+ ocModeLop |= 0x2; /* Magically-out-of-sync */
CHK_ERROR(Write16(state, EC_OC_REG_OC_MODE_LOP__A,
- ocModeLop,0 ));
- CHK_ERROR(Write16(state, EC_OC_REG_COMM_INT_STA__A, 0x0,0 ));
+ ocModeLop, 0));
+ CHK_ERROR(Write16(state, EC_OC_REG_COMM_INT_STA__A, 0x0, 0));
CHK_ERROR(Write16(state, EC_OC_REG_COMM_EXEC__A,
- EC_OC_REG_COMM_EXEC_CTL_ACTIVE,0 ));
- } while(0);
+ EC_OC_REG_COMM_EXEC_CTL_ACTIVE, 0));
+ } while (0);
return status;
}
static int StartOC(struct drxd_state *state)
{
- int status=0;
+ int status = 0;
do {
/* Stop OC */
CHK_ERROR(Write16(state, EC_OC_REG_COMM_EXEC__A,
- EC_OC_REG_COMM_EXEC_CTL_HOLD,0 ));
+ EC_OC_REG_COMM_EXEC_CTL_HOLD, 0));
/* Restore output configuration */
CHK_ERROR(Write16(state, EC_OC_REG_SNC_ISC_LVL__A,
- state->m_EcOcRegSncSncLvl,0 ));
+ state->m_EcOcRegSncSncLvl, 0));
CHK_ERROR(Write16(state, EC_OC_REG_OC_MODE_LOP__A,
- state->m_EcOcRegOcModeLop,0 ));
+ state->m_EcOcRegOcModeLop, 0));
/* Output pins active again */
CHK_ERROR(Write16(state, EC_OC_REG_OCR_MPG_UOS__A,
- EC_OC_REG_OCR_MPG_UOS_INIT,0 ));
+ EC_OC_REG_OCR_MPG_UOS_INIT, 0));
/* Start OC */
CHK_ERROR(Write16(state, EC_OC_REG_COMM_EXEC__A,
- EC_OC_REG_COMM_EXEC_CTL_ACTIVE,0 ));
- } while(0);
+ EC_OC_REG_COMM_EXEC_CTL_ACTIVE, 0));
+ } while (0);
return status;
}
static int CorrectSysClockDeviation(struct drxd_state *state);
-static int DRX_GetLockStatus(struct drxd_state *state, u32 *pLockStatus)
+static int DRX_GetLockStatus(struct drxd_state *state, u32 * pLockStatus)
{
u16 ScRaRamLock = 0;
- const u16 mpeg_lock_mask = ( SC_RA_RAM_LOCK_MPEG__M |
- SC_RA_RAM_LOCK_FEC__M |
- SC_RA_RAM_LOCK_DEMOD__M );
- const u16 fec_lock_mask = ( SC_RA_RAM_LOCK_FEC__M |
- SC_RA_RAM_LOCK_DEMOD__M );
- const u16 demod_lock_mask = SC_RA_RAM_LOCK_DEMOD__M ;
+ const u16 mpeg_lock_mask = (SC_RA_RAM_LOCK_MPEG__M |
+ SC_RA_RAM_LOCK_FEC__M |
+ SC_RA_RAM_LOCK_DEMOD__M);
+ const u16 fec_lock_mask = (SC_RA_RAM_LOCK_FEC__M |
+ SC_RA_RAM_LOCK_DEMOD__M);
+ const u16 demod_lock_mask = SC_RA_RAM_LOCK_DEMOD__M;
int status;
- *pLockStatus=0;
+ *pLockStatus = 0;
- status = Read16(state, SC_RA_RAM_LOCK__A, &ScRaRamLock, 0x0000 );
- if(status<0) {
- printk("Can't read SC_RA_RAM_LOCK__A status = %08x\n",
- status);
+ status = Read16(state, SC_RA_RAM_LOCK__A, &ScRaRamLock, 0x0000);
+ if (status < 0) {
+ printk("Can't read SC_RA_RAM_LOCK__A status = %08x\n", status);
return status;
}
- if( state->drxd_state != DRXD_STARTED )
+ if (state->drxd_state != DRXD_STARTED)
return 0;
- if ( (ScRaRamLock & mpeg_lock_mask) == mpeg_lock_mask ) {
- *pLockStatus|=DRX_LOCK_MPEG;
+ if ((ScRaRamLock & mpeg_lock_mask) == mpeg_lock_mask) {
+ *pLockStatus |= DRX_LOCK_MPEG;
CorrectSysClockDeviation(state);
}
- if ( (ScRaRamLock & fec_lock_mask) == fec_lock_mask )
- *pLockStatus|=DRX_LOCK_FEC;
+ if ((ScRaRamLock & fec_lock_mask) == fec_lock_mask)
+ *pLockStatus |= DRX_LOCK_FEC;
- if ( (ScRaRamLock & demod_lock_mask) == demod_lock_mask )
- *pLockStatus|=DRX_LOCK_DEMOD;
+ if ((ScRaRamLock & demod_lock_mask) == demod_lock_mask)
+ *pLockStatus |= DRX_LOCK_DEMOD;
return 0;
}
{
int status;
- if( cfg->outputLevel > DRXD_FE_CTRL_MAX )
- return -1;
+ if (cfg->outputLevel > DRXD_FE_CTRL_MAX)
+ return -1;
- if( cfg->ctrlMode == AGC_CTRL_USER ) {
+ if (cfg->ctrlMode == AGC_CTRL_USER) {
do {
u16 FeAgRegPm1AgcWri;
u16 FeAgRegAgModeLop;
- CHK_ERROR(Read16(state,FE_AG_REG_AG_MODE_LOP__A,
- &FeAgRegAgModeLop,0));
- FeAgRegAgModeLop &=
- (~FE_AG_REG_AG_MODE_LOP_MODE_4__M);
- FeAgRegAgModeLop |=
- FE_AG_REG_AG_MODE_LOP_MODE_4_STATIC;
- CHK_ERROR(Write16(state,FE_AG_REG_AG_MODE_LOP__A,
- FeAgRegAgModeLop,0));
-
- FeAgRegPm1AgcWri = (u16)(cfg->outputLevel &
- FE_AG_REG_PM1_AGC_WRI__M);
- CHK_ERROR(Write16(state,FE_AG_REG_PM1_AGC_WRI__A,
- FeAgRegPm1AgcWri,0));
+ CHK_ERROR(Read16(state, FE_AG_REG_AG_MODE_LOP__A,
+ &FeAgRegAgModeLop, 0));
+ FeAgRegAgModeLop &= (~FE_AG_REG_AG_MODE_LOP_MODE_4__M);
+ FeAgRegAgModeLop |= FE_AG_REG_AG_MODE_LOP_MODE_4_STATIC;
+ CHK_ERROR(Write16(state, FE_AG_REG_AG_MODE_LOP__A,
+ FeAgRegAgModeLop, 0));
+
+ FeAgRegPm1AgcWri = (u16) (cfg->outputLevel &
+ FE_AG_REG_PM1_AGC_WRI__M);
+ CHK_ERROR(Write16(state, FE_AG_REG_PM1_AGC_WRI__A,
+ FeAgRegPm1AgcWri, 0));
}
- while(0);
- } else if( cfg->ctrlMode == AGC_CTRL_AUTO ) {
- if ( ( (cfg->maxOutputLevel) < (cfg->minOutputLevel) ) ||
- ( (cfg->maxOutputLevel) > DRXD_FE_CTRL_MAX ) ||
- ( (cfg->speed) > DRXD_FE_CTRL_MAX ) ||
- ( (cfg->settleLevel) > DRXD_FE_CTRL_MAX )
- )
+ while (0);
+ } else if (cfg->ctrlMode == AGC_CTRL_AUTO) {
+ if (((cfg->maxOutputLevel) < (cfg->minOutputLevel)) ||
+ ((cfg->maxOutputLevel) > DRXD_FE_CTRL_MAX) ||
+ ((cfg->speed) > DRXD_FE_CTRL_MAX) ||
+ ((cfg->settleLevel) > DRXD_FE_CTRL_MAX)
+ )
return (-1);
do {
u16 FeAgRegAgModeLop;
/* == Mode == */
- CHK_ERROR(Read16(state,FE_AG_REG_AG_MODE_LOP__A,
- &FeAgRegAgModeLop,0));
- FeAgRegAgModeLop &=
- (~FE_AG_REG_AG_MODE_LOP_MODE_4__M);
+ CHK_ERROR(Read16(state, FE_AG_REG_AG_MODE_LOP__A,
+ &FeAgRegAgModeLop, 0));
+ FeAgRegAgModeLop &= (~FE_AG_REG_AG_MODE_LOP_MODE_4__M);
FeAgRegAgModeLop |=
- FE_AG_REG_AG_MODE_LOP_MODE_4_DYNAMIC;
- CHK_ERROR(Write16(state,FE_AG_REG_AG_MODE_LOP__A,
- FeAgRegAgModeLop,0));
+ FE_AG_REG_AG_MODE_LOP_MODE_4_DYNAMIC;
+ CHK_ERROR(Write16(state, FE_AG_REG_AG_MODE_LOP__A,
+ FeAgRegAgModeLop, 0));
/* == Settle level == */
- FeAgRegEgcSetLvl = (u16)(( cfg->settleLevel >> 1 ) &
- FE_AG_REG_EGC_SET_LVL__M );
- CHK_ERROR(Write16(state,FE_AG_REG_EGC_SET_LVL__A,
- FeAgRegEgcSetLvl,0));
+ FeAgRegEgcSetLvl = (u16) ((cfg->settleLevel >> 1) &
+ FE_AG_REG_EGC_SET_LVL__M);
+ CHK_ERROR(Write16(state, FE_AG_REG_EGC_SET_LVL__A,
+ FeAgRegEgcSetLvl, 0));
/* == Min/Max == */
- slope = (u16)(( cfg->maxOutputLevel -
- cfg->minOutputLevel )/2);
- offset = (u16)(( cfg->maxOutputLevel +
- cfg->minOutputLevel )/2 - 511);
+ slope = (u16) ((cfg->maxOutputLevel -
+ cfg->minOutputLevel) / 2);
+ offset = (u16) ((cfg->maxOutputLevel +
+ cfg->minOutputLevel) / 2 - 511);
- CHK_ERROR(Write16(state,FE_AG_REG_GC1_AGC_RIC__A,
- slope,0));
- CHK_ERROR(Write16(state,FE_AG_REG_GC1_AGC_OFF__A,
- offset,0));
+ CHK_ERROR(Write16(state, FE_AG_REG_GC1_AGC_RIC__A,
+ slope, 0));
+ CHK_ERROR(Write16(state, FE_AG_REG_GC1_AGC_OFF__A,
+ offset, 0));
/* == Speed == */
{
const u16 maxRur = 8;
- const u16 slowIncrDecLUT[]={ 3, 4, 4, 5, 6 };
- const u16 fastIncrDecLUT[]={ 14, 15, 15, 16,
- 17, 18, 18, 19,
- 20, 21, 22, 23,
- 24, 26, 27, 28,
- 29, 31};
-
- u16 fineSteps = (DRXD_FE_CTRL_MAX+1)/
- (maxRur+1);
- u16 fineSpeed = (u16)(cfg->speed -
- ((cfg->speed/
- fineSteps)*
+ const u16 slowIncrDecLUT[] = { 3, 4, 4, 5, 6 };
+ const u16 fastIncrDecLUT[] = { 14, 15, 15, 16,
+ 17, 18, 18, 19,
+ 20, 21, 22, 23,
+ 24, 26, 27, 28,
+ 29, 31
+ };
+
+ u16 fineSteps = (DRXD_FE_CTRL_MAX + 1) /
+ (maxRur + 1);
+ u16 fineSpeed = (u16) (cfg->speed -
+ ((cfg->speed /
+ fineSteps) *
fineSteps));
- u16 invRurCount= (u16)(cfg->speed /
- fineSteps);
+ u16 invRurCount = (u16) (cfg->speed /
+ fineSteps);
u16 rurCount;
- if ( invRurCount > maxRur )
- {
- rurCount = 0;
+ if (invRurCount > maxRur) {
+ rurCount = 0;
fineSpeed += fineSteps;
} else {
- rurCount = maxRur - invRurCount;
+ rurCount = maxRur - invRurCount;
}
/*
- fastInc = default *
- (2^(fineSpeed/fineSteps))
- => range[default...2*default>
- slowInc = default *
- (2^(fineSpeed/fineSteps))
- */
+ fastInc = default *
+ (2^(fineSpeed/fineSteps))
+ => range[default...2*default>
+ slowInc = default *
+ (2^(fineSpeed/fineSteps))
+ */
{
u16 fastIncrDec =
- fastIncrDecLUT[fineSpeed/
- ((fineSteps/
- (14+1))+1) ];
- u16 slowIncrDec = slowIncrDecLUT[
- fineSpeed/(fineSteps/(3+1)) ];
+ fastIncrDecLUT[fineSpeed /
+ ((fineSteps /
+ (14 + 1)) + 1)];
+ u16 slowIncrDec =
+ slowIncrDecLUT[fineSpeed /
+ (fineSteps /
+ (3 + 1))];
CHK_ERROR(Write16(state,
- FE_AG_REG_EGC_RUR_CNT__A,
+ FE_AG_REG_EGC_RUR_CNT__A,
rurCount, 0));
CHK_ERROR(Write16(state,
- FE_AG_REG_EGC_FAS_INC__A,
+ FE_AG_REG_EGC_FAS_INC__A,
fastIncrDec, 0));
CHK_ERROR(Write16(state,
- FE_AG_REG_EGC_FAS_DEC__A,
+ FE_AG_REG_EGC_FAS_DEC__A,
fastIncrDec, 0));
CHK_ERROR(Write16(state,
- FE_AG_REG_EGC_SLO_INC__A,
+ FE_AG_REG_EGC_SLO_INC__A,
slowIncrDec, 0));
CHK_ERROR(Write16(state,
- FE_AG_REG_EGC_SLO_DEC__A,
+ FE_AG_REG_EGC_SLO_DEC__A,
slowIncrDec, 0));
}
}
- } while(0);
+ } while (0);
} else {
/* No OFF mode for IF control */
return status;
}
-
static int SetCfgRfAgc(struct drxd_state *state, struct SCfgAgc *cfg)
{
int status = 0;
- if( cfg->outputLevel > DRXD_FE_CTRL_MAX )
+ if (cfg->outputLevel > DRXD_FE_CTRL_MAX)
return -1;
- if( cfg->ctrlMode == AGC_CTRL_USER ) {
+ if (cfg->ctrlMode == AGC_CTRL_USER) {
do {
- u16 AgModeLop=0;
- u16 level = ( cfg->outputLevel );
+ u16 AgModeLop = 0;
+ u16 level = (cfg->outputLevel);
- if (level == DRXD_FE_CTRL_MAX )
+ if (level == DRXD_FE_CTRL_MAX)
level++;
- CHK_ERROR( Write16(state,FE_AG_REG_PM2_AGC_WRI__A,
- level, 0x0000 ));
+ CHK_ERROR(Write16(state, FE_AG_REG_PM2_AGC_WRI__A,
+ level, 0x0000));
/*==== Mode ====*/
/* Powerdown PD2, WRI source */
- state->m_FeAgRegAgPwd &=
- ~(FE_AG_REG_AG_PWD_PWD_PD2__M);
+ state->m_FeAgRegAgPwd &= ~(FE_AG_REG_AG_PWD_PWD_PD2__M);
state->m_FeAgRegAgPwd |=
- FE_AG_REG_AG_PWD_PWD_PD2_DISABLE;
- CHK_ERROR( Write16(state,FE_AG_REG_AG_PWD__A,
- state->m_FeAgRegAgPwd,0x0000 ));
-
- CHK_ERROR( Read16(state,FE_AG_REG_AG_MODE_LOP__A,
- &AgModeLop,0x0000 ));
- AgModeLop &= (~( FE_AG_REG_AG_MODE_LOP_MODE_5__M |
- FE_AG_REG_AG_MODE_LOP_MODE_E__M));
- AgModeLop |= ( FE_AG_REG_AG_MODE_LOP_MODE_5_STATIC |
- FE_AG_REG_AG_MODE_LOP_MODE_E_STATIC );
- CHK_ERROR( Write16(state,FE_AG_REG_AG_MODE_LOP__A,
- AgModeLop,0x0000 ));
+ FE_AG_REG_AG_PWD_PWD_PD2_DISABLE;
+ CHK_ERROR(Write16(state, FE_AG_REG_AG_PWD__A,
+ state->m_FeAgRegAgPwd, 0x0000));
+ CHK_ERROR(Read16(state, FE_AG_REG_AG_MODE_LOP__A,
+ &AgModeLop, 0x0000));
+ AgModeLop &= (~(FE_AG_REG_AG_MODE_LOP_MODE_5__M |
+ FE_AG_REG_AG_MODE_LOP_MODE_E__M));
+ AgModeLop |= (FE_AG_REG_AG_MODE_LOP_MODE_5_STATIC |
+ FE_AG_REG_AG_MODE_LOP_MODE_E_STATIC);
+ CHK_ERROR(Write16(state, FE_AG_REG_AG_MODE_LOP__A,
+ AgModeLop, 0x0000));
/* enable AGC2 pin */
{
u16 FeAgRegAgAgcSio = 0;
- CHK_ERROR( Read16(state,
- FE_AG_REG_AG_AGC_SIO__A,
- &FeAgRegAgAgcSio, 0x0000 ));
+ CHK_ERROR(Read16(state,
+ FE_AG_REG_AG_AGC_SIO__A,
+ &FeAgRegAgAgcSio, 0x0000));
FeAgRegAgAgcSio &=
- ~(FE_AG_REG_AG_AGC_SIO_AGC_SIO_2__M);
+ ~(FE_AG_REG_AG_AGC_SIO_AGC_SIO_2__M);
FeAgRegAgAgcSio |=
- FE_AG_REG_AG_AGC_SIO_AGC_SIO_2_OUTPUT;
- CHK_ERROR( Write16(state,
- FE_AG_REG_AG_AGC_SIO__A,
- FeAgRegAgAgcSio, 0x0000 ));
+ FE_AG_REG_AG_AGC_SIO_AGC_SIO_2_OUTPUT;
+ CHK_ERROR(Write16(state,
+ FE_AG_REG_AG_AGC_SIO__A,
+ FeAgRegAgAgcSio, 0x0000));
}
- } while(0);
- } else if( cfg->ctrlMode == AGC_CTRL_AUTO ) {
- u16 AgModeLop=0;
+ } while (0);
+ } else if (cfg->ctrlMode == AGC_CTRL_AUTO) {
+ u16 AgModeLop = 0;
do {
u16 level;
/* Automatic control */
/* Powerup PD2, AGC2 as output, TGC source */
(state->m_FeAgRegAgPwd) &=
- ~(FE_AG_REG_AG_PWD_PWD_PD2__M);
+ ~(FE_AG_REG_AG_PWD_PWD_PD2__M);
(state->m_FeAgRegAgPwd) |=
- FE_AG_REG_AG_PWD_PWD_PD2_DISABLE;
- CHK_ERROR(Write16(state,FE_AG_REG_AG_PWD__A,
- (state->m_FeAgRegAgPwd),0x0000 ));
-
- CHK_ERROR(Read16(state,FE_AG_REG_AG_MODE_LOP__A,
- &AgModeLop,0x0000 ));
- AgModeLop &= (~( FE_AG_REG_AG_MODE_LOP_MODE_5__M |
- FE_AG_REG_AG_MODE_LOP_MODE_E__M));
- AgModeLop |= ( FE_AG_REG_AG_MODE_LOP_MODE_5_STATIC |
- FE_AG_REG_AG_MODE_LOP_MODE_E_DYNAMIC );
+ FE_AG_REG_AG_PWD_PWD_PD2_DISABLE;
+ CHK_ERROR(Write16(state, FE_AG_REG_AG_PWD__A,
+ (state->m_FeAgRegAgPwd), 0x0000));
+
+ CHK_ERROR(Read16(state, FE_AG_REG_AG_MODE_LOP__A,
+ &AgModeLop, 0x0000));
+ AgModeLop &= (~(FE_AG_REG_AG_MODE_LOP_MODE_5__M |
+ FE_AG_REG_AG_MODE_LOP_MODE_E__M));
+ AgModeLop |= (FE_AG_REG_AG_MODE_LOP_MODE_5_STATIC |
+ FE_AG_REG_AG_MODE_LOP_MODE_E_DYNAMIC);
CHK_ERROR(Write16(state,
FE_AG_REG_AG_MODE_LOP__A,
- AgModeLop, 0x0000 ));
+ AgModeLop, 0x0000));
/* Settle level */
- level = ( (( cfg->settleLevel )>>4) &
- FE_AG_REG_TGC_SET_LVL__M );
+ level = (((cfg->settleLevel) >> 4) &
+ FE_AG_REG_TGC_SET_LVL__M);
CHK_ERROR(Write16(state,
FE_AG_REG_TGC_SET_LVL__A,
- level,0x0000 ));
+ level, 0x0000));
/* Min/max: don't care */
/* enable AGC2 pin */
{
u16 FeAgRegAgAgcSio = 0;
- CHK_ERROR( Read16(state,
- FE_AG_REG_AG_AGC_SIO__A,
- &FeAgRegAgAgcSio, 0x0000 ));
+ CHK_ERROR(Read16(state,
+ FE_AG_REG_AG_AGC_SIO__A,
+ &FeAgRegAgAgcSio, 0x0000));
FeAgRegAgAgcSio &=
- ~(FE_AG_REG_AG_AGC_SIO_AGC_SIO_2__M);
+ ~(FE_AG_REG_AG_AGC_SIO_AGC_SIO_2__M);
FeAgRegAgAgcSio |=
- FE_AG_REG_AG_AGC_SIO_AGC_SIO_2_OUTPUT;
- CHK_ERROR( Write16(state,
- FE_AG_REG_AG_AGC_SIO__A,
- FeAgRegAgAgcSio, 0x0000 ));
+ FE_AG_REG_AG_AGC_SIO_AGC_SIO_2_OUTPUT;
+ CHK_ERROR(Write16(state,
+ FE_AG_REG_AG_AGC_SIO__A,
+ FeAgRegAgAgcSio, 0x0000));
}
- } while(0);
+ } while (0);
} else {
- u16 AgModeLop=0;
+ u16 AgModeLop = 0;
do {
/* No RF AGC control */
/* Powerdown PD2, AGC2 as output, WRI source */
(state->m_FeAgRegAgPwd) &=
- ~(FE_AG_REG_AG_PWD_PWD_PD2__M);
+ ~(FE_AG_REG_AG_PWD_PWD_PD2__M);
(state->m_FeAgRegAgPwd) |=
- FE_AG_REG_AG_PWD_PWD_PD2_ENABLE;
+ FE_AG_REG_AG_PWD_PWD_PD2_ENABLE;
CHK_ERROR(Write16(state,
FE_AG_REG_AG_PWD__A,
- (state->m_FeAgRegAgPwd),0x0000 ));
+ (state->m_FeAgRegAgPwd), 0x0000));
CHK_ERROR(Read16(state,
FE_AG_REG_AG_MODE_LOP__A,
- &AgModeLop,0x0000 ));
- AgModeLop &= (~( FE_AG_REG_AG_MODE_LOP_MODE_5__M |
- FE_AG_REG_AG_MODE_LOP_MODE_E__M));
- AgModeLop |= ( FE_AG_REG_AG_MODE_LOP_MODE_5_STATIC |
- FE_AG_REG_AG_MODE_LOP_MODE_E_STATIC );
+ &AgModeLop, 0x0000));
+ AgModeLop &= (~(FE_AG_REG_AG_MODE_LOP_MODE_5__M |
+ FE_AG_REG_AG_MODE_LOP_MODE_E__M));
+ AgModeLop |= (FE_AG_REG_AG_MODE_LOP_MODE_5_STATIC |
+ FE_AG_REG_AG_MODE_LOP_MODE_E_STATIC);
CHK_ERROR(Write16(state,
FE_AG_REG_AG_MODE_LOP__A,
- AgModeLop,0x0000 ));
+ AgModeLop, 0x0000));
/* set FeAgRegAgAgcSio AGC2 (RF) as input */
{
u16 FeAgRegAgAgcSio = 0;
- CHK_ERROR( Read16(state,
- FE_AG_REG_AG_AGC_SIO__A,
- &FeAgRegAgAgcSio, 0x0000 ));
+ CHK_ERROR(Read16(state,
+ FE_AG_REG_AG_AGC_SIO__A,
+ &FeAgRegAgAgcSio, 0x0000));
FeAgRegAgAgcSio &=
- ~(FE_AG_REG_AG_AGC_SIO_AGC_SIO_2__M);
+ ~(FE_AG_REG_AG_AGC_SIO_AGC_SIO_2__M);
FeAgRegAgAgcSio |=
- FE_AG_REG_AG_AGC_SIO_AGC_SIO_2_INPUT;
- CHK_ERROR( Write16(state,
- FE_AG_REG_AG_AGC_SIO__A,
- FeAgRegAgAgcSio, 0x0000 ));
+ FE_AG_REG_AG_AGC_SIO_AGC_SIO_2_INPUT;
+ CHK_ERROR(Write16(state,
+ FE_AG_REG_AG_AGC_SIO__A,
+ FeAgRegAgAgcSio, 0x0000));
}
- } while(0);
+ } while (0);
}
return status;
}
-static int ReadIFAgc(struct drxd_state *state, u32 *pValue)
+static int ReadIFAgc(struct drxd_state *state, u32 * pValue)
{
int status = 0;
*pValue = 0;
- if( state->if_agc_cfg.ctrlMode != AGC_CTRL_OFF ) {
+ if (state->if_agc_cfg.ctrlMode != AGC_CTRL_OFF) {
u16 Value;
- status = Read16(state, FE_AG_REG_GC1_AGC_DAT__A,&Value,0);
+ status = Read16(state, FE_AG_REG_GC1_AGC_DAT__A, &Value, 0);
Value &= FE_AG_REG_GC1_AGC_DAT__M;
- if(status>=0) {
+ if (status >= 0) {
/* 3.3V
- |
- R1
- |
+ |
+ R1
+ |
Vin - R3 - * -- Vout
- |
- R2
- |
- GND
- */
+ |
+ R2
+ |
+ GND
+ */
u32 R1 = state->if_agc_cfg.R1;
u32 R2 = state->if_agc_cfg.R2;
u32 R3 = state->if_agc_cfg.R3;
- u32 Vmax = (3300 * R2) / ( R1 + R2 );
- u32 Rpar = ( R2 * R3 ) / ( R3 + R2 );
- u32 Vmin = (3300 * Rpar ) / ( R1 + Rpar );
- u32 Vout = Vmin + (( Vmax - Vmin ) * Value) / 1024;
+ u32 Vmax = (3300 * R2) / (R1 + R2);
+ u32 Rpar = (R2 * R3) / (R3 + R2);
+ u32 Vmin = (3300 * Rpar) / (R1 + Rpar);
+ u32 Vout = Vmin + ((Vmax - Vmin) * Value) / 1024;
*pValue = Vout;
}
}
static int DownloadMicrocode(struct drxd_state *state,
- const u8 *pMCImage, u32 Length)
+ const u8 * pMCImage, u32 Length)
{
u8 *pSrc;
u16 Flags;
u16 nBlocks;
u16 BlockSize;
u16 BlockCRC;
- u32 offset=0;
- int i, status=0;
+ u32 offset = 0;
+ int i, status = 0;
- pSrc=(u8 *) pMCImage;
+ pSrc = (u8 *) pMCImage;
Flags = (pSrc[0] << 8) | pSrc[1];
- pSrc += sizeof(u16); offset += sizeof(u16);
+ pSrc += sizeof(u16);
+ offset += sizeof(u16);
nBlocks = (pSrc[0] << 8) | pSrc[1];
- pSrc += sizeof(u16); offset += sizeof(u16);
+ pSrc += sizeof(u16);
+ offset += sizeof(u16);
- for(i=0; i<nBlocks; i++ ) {
- Address=(pSrc[0] << 24) | (pSrc[1] << 16) |
- (pSrc[2] << 8) | pSrc[3];
- pSrc += sizeof(u32); offset += sizeof(u32);
+ for (i = 0; i < nBlocks; i++) {
+ Address = (pSrc[0] << 24) | (pSrc[1] << 16) |
+ (pSrc[2] << 8) | pSrc[3];
+ pSrc += sizeof(u32);
+ offset += sizeof(u32);
- BlockSize = ( (pSrc[0] << 8) | pSrc[1] ) * sizeof(u16);
- pSrc += sizeof(u16); offset += sizeof(u16);
+ BlockSize = ((pSrc[0] << 8) | pSrc[1]) * sizeof(u16);
+ pSrc += sizeof(u16);
+ offset += sizeof(u16);
Flags = (pSrc[0] << 8) | pSrc[1];
- pSrc += sizeof(u16); offset += sizeof(u16);
+ pSrc += sizeof(u16);
+ offset += sizeof(u16);
BlockCRC = (pSrc[0] << 8) | pSrc[1];
- pSrc += sizeof(u16); offset += sizeof(u16);
+ pSrc += sizeof(u16);
+ offset += sizeof(u16);
- status = WriteBlock(state,Address,BlockSize,
- pSrc,DRX_I2C_CLEARCRC);
- if (status<0)
+ status = WriteBlock(state, Address, BlockSize,
+ pSrc, DRX_I2C_CLEARCRC);
+ if (status < 0)
break;
pSrc += BlockSize;
offset += BlockSize;
return status;
}
-static int HI_Command(struct drxd_state *state, u16 cmd, u16 *pResult)
+static int HI_Command(struct drxd_state *state, u16 cmd, u16 * pResult)
{
u32 nrRetries = 0;
u16 waitCmd;
int status;
- if ((status=Write16(state, HI_RA_RAM_SRV_CMD__A, cmd, 0))<0)
+ if ((status = Write16(state, HI_RA_RAM_SRV_CMD__A, cmd, 0)) < 0)
return status;
do {
- nrRetries+=1;
- if (nrRetries>DRXD_MAX_RETRIES) {
- status=-1;
+ nrRetries += 1;
+ if (nrRetries > DRXD_MAX_RETRIES) {
+ status = -1;
break;
};
- status=Read16(state, HI_RA_RAM_SRV_CMD__A, &waitCmd, 0);
- } while (waitCmd!=0);
+ status = Read16(state, HI_RA_RAM_SRV_CMD__A, &waitCmd, 0);
+ } while (waitCmd != 0);
- if (status>=0)
- status=Read16(state, HI_RA_RAM_SRV_RES__A, pResult, 0);
+ if (status >= 0)
+ status = Read16(state, HI_RA_RAM_SRV_RES__A, pResult, 0);
return status;
}
static int HI_CfgCommand(struct drxd_state *state)
{
- int status=0;
+ int status = 0;
down(&state->mutex);
- Write16(state, HI_RA_RAM_SRV_CFG_KEY__A,
- HI_RA_RAM_SRV_RST_KEY_ACT, 0);
+ Write16(state, HI_RA_RAM_SRV_CFG_KEY__A, HI_RA_RAM_SRV_RST_KEY_ACT, 0);
Write16(state, HI_RA_RAM_SRV_CFG_DIV__A, state->hi_cfg_timing_div, 0);
- Write16(state, HI_RA_RAM_SRV_CFG_BDL__A,
- state->hi_cfg_bridge_delay, 0);
+ Write16(state, HI_RA_RAM_SRV_CFG_BDL__A, state->hi_cfg_bridge_delay, 0);
Write16(state, HI_RA_RAM_SRV_CFG_WUP__A, state->hi_cfg_wakeup_key, 0);
Write16(state, HI_RA_RAM_SRV_CFG_ACT__A, state->hi_cfg_ctrl, 0);
- Write16(state, HI_RA_RAM_SRV_CFG_KEY__A,
- HI_RA_RAM_SRV_RST_KEY_ACT, 0);
+ Write16(state, HI_RA_RAM_SRV_CFG_KEY__A, HI_RA_RAM_SRV_RST_KEY_ACT, 0);
- if ((state->hi_cfg_ctrl & HI_RA_RAM_SRV_CFG_ACT_PWD_EXE)==
+ if ((state->hi_cfg_ctrl & HI_RA_RAM_SRV_CFG_ACT_PWD_EXE) ==
HI_RA_RAM_SRV_CFG_ACT_PWD_EXE)
- status=Write16(state, HI_RA_RAM_SRV_CMD__A,
- HI_RA_RAM_SRV_CMD_CONFIG, 0);
+ status = Write16(state, HI_RA_RAM_SRV_CMD__A,
+ HI_RA_RAM_SRV_CMD_CONFIG, 0);
else
- status=HI_Command(state, HI_RA_RAM_SRV_CMD_CONFIG, 0);
+ status = HI_Command(state, HI_RA_RAM_SRV_CMD_CONFIG, 0);
up(&state->mutex);
return status;
}
state->hi_cfg_wakeup_key = (state->chip_adr);
/* port/bridge/power down ctrl */
state->hi_cfg_ctrl = HI_RA_RAM_SRV_CFG_ACT_SLV0_ON;
- return HI_CfgCommand(state);
+ return HI_CfgCommand(state);
}
static int HI_ResetCommand(struct drxd_state *state)
int status;
down(&state->mutex);
- status=Write16(state, HI_RA_RAM_SRV_RST_KEY__A,
- HI_RA_RAM_SRV_RST_KEY_ACT, 0);
- if (status==0)
- status=HI_Command(state, HI_RA_RAM_SRV_CMD_RESET, 0);
+ status = Write16(state, HI_RA_RAM_SRV_RST_KEY__A,
+ HI_RA_RAM_SRV_RST_KEY_ACT, 0);
+ if (status == 0)
+ status = HI_Command(state, HI_RA_RAM_SRV_CMD_RESET, 0);
up(&state->mutex);
msleep(1);
return status;
}
-static int DRX_ConfigureI2CBridge(struct drxd_state *state,
- int bEnableBridge)
+static int DRX_ConfigureI2CBridge(struct drxd_state *state, int bEnableBridge)
{
state->hi_cfg_ctrl &= (~HI_RA_RAM_SRV_CFG_ACT_BRD__M);
- if ( bEnableBridge )
+ if (bEnableBridge)
state->hi_cfg_ctrl |= HI_RA_RAM_SRV_CFG_ACT_BRD_ON;
else
state->hi_cfg_ctrl |= HI_RA_RAM_SRV_CFG_ACT_BRD_OFF;
#if 0
static int AtomicReadBlock(struct drxd_state *state,
- u32 Addr, u16 DataSize, u8 *pData, u8 Flags)
+ u32 Addr, u16 DataSize, u8 * pData, u8 Flags)
{
int status;
- int i=0;
+ int i = 0;
/* Parameter check */
- if ( (!pData) || ( (DataSize & 1)!=0 ) )
+ if ((!pData) || ((DataSize & 1) != 0))
return -1;
down(&state->mutex);
do {
/* Instruct HI to read n bytes */
/* TODO use proper names forthese egisters */
- CHK_ERROR( Write16(state,HI_RA_RAM_SRV_CFG_KEY__A,
- (HI_TR_FUNC_ADDR & 0xFFFF), 0));
- CHK_ERROR( Write16(state,HI_RA_RAM_SRV_CFG_DIV__A,
- (u16)(Addr >> 16), 0));
- CHK_ERROR( Write16(state,HI_RA_RAM_SRV_CFG_BDL__A,
- (u16)(Addr & 0xFFFF), 0));
- CHK_ERROR( Write16(state,HI_RA_RAM_SRV_CFG_WUP__A,
- (u16)((DataSize/2) - 1), 0));
- CHK_ERROR( Write16(state,HI_RA_RAM_SRV_CFG_ACT__A,
- HI_TR_READ, 0));
-
- CHK_ERROR( HI_Command(state, HI_RA_RAM_SRV_CMD_EXECUTE,0));
-
- } while(0);
-
- if (status>=0) {
- for (i = 0; i < (DataSize/2); i += 1) {
+ CHK_ERROR(Write16(state, HI_RA_RAM_SRV_CFG_KEY__A,
+ (HI_TR_FUNC_ADDR & 0xFFFF), 0));
+ CHK_ERROR(Write16(state, HI_RA_RAM_SRV_CFG_DIV__A,
+ (u16) (Addr >> 16), 0));
+ CHK_ERROR(Write16(state, HI_RA_RAM_SRV_CFG_BDL__A,
+ (u16) (Addr & 0xFFFF), 0));
+ CHK_ERROR(Write16(state, HI_RA_RAM_SRV_CFG_WUP__A,
+ (u16) ((DataSize / 2) - 1), 0));
+ CHK_ERROR(Write16(state, HI_RA_RAM_SRV_CFG_ACT__A,
+ HI_TR_READ, 0));
+
+ CHK_ERROR(HI_Command(state, HI_RA_RAM_SRV_CMD_EXECUTE, 0));
+
+ } while (0);
+
+ if (status >= 0) {
+ for (i = 0; i < (DataSize / 2); i += 1) {
u16 word;
status = Read16(state, (HI_RA_RAM_USR_BEGIN__A + i),
&word, 0);
- if( status<0)
+ if (status < 0)
break;
- pData[2*i] = (u8) (word & 0xFF);
- pData[(2*i) + 1] = (u8) (word >> 8 );
+ pData[2 * i] = (u8) (word & 0xFF);
+ pData[(2 * i) + 1] = (u8) (word >> 8);
}
}
up(&state->mutex);
}
static int AtomicReadReg32(struct drxd_state *state,
- u32 Addr, u32 *pData, u8 Flags)
+ u32 Addr, u32 * pData, u8 Flags)
{
- u8 buf[sizeof (u32)];
+ u8 buf[sizeof(u32)];
int status;
if (!pData)
return -1;
- status=AtomicReadBlock(state, Addr, sizeof (u32), buf, Flags);
- *pData = (((u32) buf[0]) << 0) +
- (((u32) buf[1]) << 8) +
- (((u32) buf[2]) << 16) +
- (((u32) buf[3]) << 24);
+ status = AtomicReadBlock(state, Addr, sizeof(u32), buf, Flags);
+ *pData = (((u32) buf[0]) << 0) +
+ (((u32) buf[1]) << 8) +
+ (((u32) buf[2]) << 16) + (((u32) buf[3]) << 24);
return status;
}
#endif
{
if (state->osc_clock_freq == 0 ||
state->osc_clock_freq > 20000 ||
- (state->osc_clock_freq % 4000 ) != 0 ) {
+ (state->osc_clock_freq % 4000) != 0) {
printk("invalid osc frequency %d\n", state->osc_clock_freq);
return -1;
}
Write16(state, CC_REG_OSC_MODE__A, CC_REG_OSC_MODE_M20, 0);
Write16(state, CC_REG_PLL_MODE__A, CC_REG_PLL_MODE_BYPASS_PLL |
CC_REG_PLL_MODE_PUMP_CUR_12, 0);
- Write16(state, CC_REG_REF_DIVIDE__A, state->osc_clock_freq/4000, 0);
+ Write16(state, CC_REG_REF_DIVIDE__A, state->osc_clock_freq / 4000, 0);
Write16(state, CC_REG_PWD_MODE__A, CC_REG_PWD_MODE_DOWN_PLL, 0);
Write16(state, CC_REG_UPDATE__A, CC_REG_UPDATE_KEY, 0);
{
int status = 0;
- if(state->type_A )
+ if (state->type_A)
status = Write16(state, EC_OD_REG_SYNC__A, 0x0664, 0);
else
status = Write16(state, B_EC_OD_REG_SYNC__A, 0x0664, 0);
- if (!(status<0))
+ if (!(status < 0))
status = WriteTable(state, state->m_ResetECRAM);
- if (!(status<0))
+ if (!(status < 0))
status = Write16(state, EC_OD_REG_COMM_EXEC__A, 0x0001, 0);
return status;
}
-
/* Configure PGA switch */
static int SetCfgPga(struct drxd_state *state, int pgaSwitch)
u16 AgModeLop = 0;
u16 AgModeHip = 0;
do {
- if ( pgaSwitch ) {
+ if (pgaSwitch) {
/* PGA on */
/* fine gain */
CHK_ERROR(Read16(state, B_FE_AG_REG_AG_MODE_LOP__A,
&AgModeLop, 0x0000));
- AgModeLop&=(~(B_FE_AG_REG_AG_MODE_LOP_MODE_C__M));
- AgModeLop|= B_FE_AG_REG_AG_MODE_LOP_MODE_C_DYNAMIC;
+ AgModeLop &= (~(B_FE_AG_REG_AG_MODE_LOP_MODE_C__M));
+ AgModeLop |= B_FE_AG_REG_AG_MODE_LOP_MODE_C_DYNAMIC;
CHK_ERROR(Write16(state, B_FE_AG_REG_AG_MODE_LOP__A,
AgModeLop, 0x0000));
/* coarse gain */
CHK_ERROR(Read16(state, B_FE_AG_REG_AG_MODE_HIP__A,
&AgModeHip, 0x0000));
- AgModeHip&=(~(B_FE_AG_REG_AG_MODE_HIP_MODE_J__M));
- AgModeHip|= B_FE_AG_REG_AG_MODE_HIP_MODE_J_DYNAMIC ;
+ AgModeHip &= (~(B_FE_AG_REG_AG_MODE_HIP_MODE_J__M));
+ AgModeHip |= B_FE_AG_REG_AG_MODE_HIP_MODE_J_DYNAMIC;
CHK_ERROR(Write16(state, B_FE_AG_REG_AG_MODE_HIP__A,
AgModeHip, 0x0000));
/* enable fine and coarse gain, enable AAF,
no ext resistor */
CHK_ERROR(Write16(state, B_FE_AG_REG_AG_PGA_MODE__A,
- B_FE_AG_REG_AG_PGA_MODE_PFY_PCY_AFY_REN,
+ B_FE_AG_REG_AG_PGA_MODE_PFY_PCY_AFY_REN,
0x0000));
} else {
/* PGA off, bypass */
/* fine gain */
CHK_ERROR(Read16(state, B_FE_AG_REG_AG_MODE_LOP__A,
&AgModeLop, 0x0000));
- AgModeLop&=(~(B_FE_AG_REG_AG_MODE_LOP_MODE_C__M));
- AgModeLop|= B_FE_AG_REG_AG_MODE_LOP_MODE_C_STATIC ;
+ AgModeLop &= (~(B_FE_AG_REG_AG_MODE_LOP_MODE_C__M));
+ AgModeLop |= B_FE_AG_REG_AG_MODE_LOP_MODE_C_STATIC;
CHK_ERROR(Write16(state, B_FE_AG_REG_AG_MODE_LOP__A,
AgModeLop, 0x0000));
/* coarse gain */
CHK_ERROR(Read16(state, B_FE_AG_REG_AG_MODE_HIP__A,
&AgModeHip, 0x0000));
- AgModeHip&=(~(B_FE_AG_REG_AG_MODE_HIP_MODE_J__M));
- AgModeHip|= B_FE_AG_REG_AG_MODE_HIP_MODE_J_STATIC ;
+ AgModeHip &= (~(B_FE_AG_REG_AG_MODE_HIP_MODE_J__M));
+ AgModeHip |= B_FE_AG_REG_AG_MODE_HIP_MODE_J_STATIC;
CHK_ERROR(Write16(state, B_FE_AG_REG_AG_MODE_HIP__A,
AgModeHip, 0x0000));
/* disable fine and coarse gain, enable AAF,
no ext resistor */
CHK_ERROR(Write16(state, B_FE_AG_REG_AG_PGA_MODE__A,
- B_FE_AG_REG_AG_PGA_MODE_PFN_PCN_AFY_REN,
+ B_FE_AG_REG_AG_PGA_MODE_PFN_PCN_AFY_REN,
0x0000));
}
}
- while(0);
+ while (0);
return status;
}
static int InitFE(struct drxd_state *state)
{
- int status;
-
- do
- {
- CHK_ERROR( WriteTable(state, state->m_InitFE_1));
+ int status;
- if( state->type_A ) {
- status = Write16(state, FE_AG_REG_AG_PGA_MODE__A,
- FE_AG_REG_AG_PGA_MODE_PFN_PCN_AFY_REN, 0);
- } else {
- if (state->PGA)
- status = SetCfgPga(state, 0);
- else
- status =
- Write16(state, B_FE_AG_REG_AG_PGA_MODE__A,
- B_FE_AG_REG_AG_PGA_MODE_PFN_PCN_AFY_REN, 0);
- }
+ do {
+ CHK_ERROR(WriteTable(state, state->m_InitFE_1));
- if (status<0) break;
- CHK_ERROR( Write16( state, FE_AG_REG_AG_AGC_SIO__A,
- state->m_FeAgRegAgAgcSio, 0x0000));
- CHK_ERROR( Write16( state, FE_AG_REG_AG_PWD__A,state->m_FeAgRegAgPwd,
- 0x0000));
+ if (state->type_A) {
+ status = Write16(state, FE_AG_REG_AG_PGA_MODE__A,
+ FE_AG_REG_AG_PGA_MODE_PFN_PCN_AFY_REN,
+ 0);
+ } else {
+ if (state->PGA)
+ status = SetCfgPga(state, 0);
+ else
+ status =
+ Write16(state, B_FE_AG_REG_AG_PGA_MODE__A,
+ B_FE_AG_REG_AG_PGA_MODE_PFN_PCN_AFY_REN,
+ 0);
+ }
- CHK_ERROR( WriteTable(state, state->m_InitFE_2));
+ if (status < 0)
+ break;
+ CHK_ERROR(Write16(state, FE_AG_REG_AG_AGC_SIO__A,
+ state->m_FeAgRegAgAgcSio, 0x0000));
+ CHK_ERROR(Write16
+ (state, FE_AG_REG_AG_PWD__A, state->m_FeAgRegAgPwd,
+ 0x0000));
+ CHK_ERROR(WriteTable(state, state->m_InitFE_2));
- } while(0);
+ } while (0);
- return status;
+ return status;
}
static int InitFT(struct drxd_state *state)
{
/*
- norm OFFSET, MB says =2 voor 8K en =3 voor 2K waarschijnlijk
- SC stuff
- */
- return Write16(state, FT_REG_COMM_EXEC__A, 0x0001, 0x0000 );
+ norm OFFSET, MB says =2 voor 8K en =3 voor 2K waarschijnlijk
+ SC stuff
+ */
+ return Write16(state, FT_REG_COMM_EXEC__A, 0x0001, 0x0000);
}
static int SC_WaitForReady(struct drxd_state *state)
u16 curCmd;
int i;
- for(i = 0; i < DRXD_MAX_RETRIES; i += 1 )
- {
- int status = Read16(state, SC_RA_RAM_CMD__A,&curCmd,0);
- if (status==0 || curCmd == 0 )
+ for (i = 0; i < DRXD_MAX_RETRIES; i += 1) {
+ int status = Read16(state, SC_RA_RAM_CMD__A, &curCmd, 0);
+ if (status == 0 || curCmd == 0)
return status;
}
return -1;
static int SC_SendCommand(struct drxd_state *state, u16 cmd)
{
- int status=0;
+ int status = 0;
u16 errCode;
- Write16(state, SC_RA_RAM_CMD__A,cmd,0);
+ Write16(state, SC_RA_RAM_CMD__A, cmd, 0);
SC_WaitForReady(state);
- Read16(state, SC_RA_RAM_CMD_ADDR__A,&errCode,0);
+ Read16(state, SC_RA_RAM_CMD_ADDR__A, &errCode, 0);
- if( errCode == 0xFFFF )
- {
- printk("Command Error\n");
- status = -1;
+ if (errCode == 0xFFFF) {
+ printk("Command Error\n");
+ status = -1;
}
return status;
}
static int SC_ProcStartCommand(struct drxd_state *state,
- u16 subCmd,u16 param0,u16 param1)
+ u16 subCmd, u16 param0, u16 param1)
{
- int status=0;
+ int status = 0;
u16 scExec;
down(&state->mutex);
do {
Read16(state, SC_COMM_EXEC__A, &scExec, 0);
if (scExec != 1) {
- status=-1;
+ status = -1;
break;
}
SC_WaitForReady(state);
- Write16(state, SC_RA_RAM_CMD_ADDR__A,subCmd,0);
- Write16(state, SC_RA_RAM_PARAM1__A,param1,0);
- Write16(state, SC_RA_RAM_PARAM0__A,param0,0);
+ Write16(state, SC_RA_RAM_CMD_ADDR__A, subCmd, 0);
+ Write16(state, SC_RA_RAM_PARAM1__A, param1, 0);
+ Write16(state, SC_RA_RAM_PARAM0__A, param0, 0);
SC_SendCommand(state, SC_RA_RAM_CMD_PROC_START);
- } while(0);
+ } while (0);
up(&state->mutex);
return status;
}
-
static int SC_SetPrefParamCommand(struct drxd_state *state,
- u16 subCmd,u16 param0,u16 param1)
+ u16 subCmd, u16 param0, u16 param1)
{
int status;
down(&state->mutex);
do {
- CHK_ERROR( SC_WaitForReady(state) );
- CHK_ERROR( Write16(state,SC_RA_RAM_CMD_ADDR__A,subCmd,0) );
- CHK_ERROR( Write16(state,SC_RA_RAM_PARAM1__A,param1,0) );
- CHK_ERROR( Write16(state,SC_RA_RAM_PARAM0__A,param0,0) );
-
- CHK_ERROR( SC_SendCommand(state,
- SC_RA_RAM_CMD_SET_PREF_PARAM) );
- } while(0);
+ CHK_ERROR(SC_WaitForReady(state));
+ CHK_ERROR(Write16(state, SC_RA_RAM_CMD_ADDR__A, subCmd, 0));
+ CHK_ERROR(Write16(state, SC_RA_RAM_PARAM1__A, param1, 0));
+ CHK_ERROR(Write16(state, SC_RA_RAM_PARAM0__A, param0, 0));
+
+ CHK_ERROR(SC_SendCommand(state, SC_RA_RAM_CMD_SET_PREF_PARAM));
+ } while (0);
up(&state->mutex);
return status;
}
#if 0
-static int SC_GetOpParamCommand(struct drxd_state *state, u16 *result)
+static int SC_GetOpParamCommand(struct drxd_state *state, u16 * result)
{
- int status=0;
+ int status = 0;
down(&state->mutex);
do {
- CHK_ERROR( SC_WaitForReady(state) );
- CHK_ERROR( SC_SendCommand(state,
- SC_RA_RAM_CMD_GET_OP_PARAM) );
- CHK_ERROR( Read16(state, SC_RA_RAM_PARAM0__A,result, 0 ) );
- } while(0);
+ CHK_ERROR(SC_WaitForReady(state));
+ CHK_ERROR(SC_SendCommand(state, SC_RA_RAM_CMD_GET_OP_PARAM));
+ CHK_ERROR(Read16(state, SC_RA_RAM_PARAM0__A, result, 0));
+ } while (0);
up(&state->mutex);
return status;
}
u16 EcOcRegIprInvMpg = 0;
u16 EcOcRegOcModeLop = 0;
u16 EcOcRegOcModeHip = 0;
- u16 EcOcRegOcMpgSio = 0;
+ u16 EcOcRegOcMpgSio = 0;
/*CHK_ERROR(Read16(state, EC_OC_REG_OC_MODE_LOP__A,
- &EcOcRegOcModeLop, 0));*/
+ &EcOcRegOcModeLop, 0)); */
- if( state->operation_mode == OM_DVBT_Diversity_Front )
- {
- if ( bEnableOutput )
- {
+ if (state->operation_mode == OM_DVBT_Diversity_Front) {
+ if (bEnableOutput) {
EcOcRegOcModeHip |=
- B_EC_OC_REG_OC_MODE_HIP_MPG_BUS_SRC_MONITOR;
- }
- else
+ B_EC_OC_REG_OC_MODE_HIP_MPG_BUS_SRC_MONITOR;
+ } else
EcOcRegOcMpgSio |= EC_OC_REG_OC_MPG_SIO__M;
EcOcRegOcModeLop |=
- EC_OC_REG_OC_MODE_LOP_PAR_ENA_DISABLE;
- }
- else
- {
+ EC_OC_REG_OC_MODE_LOP_PAR_ENA_DISABLE;
+ } else {
EcOcRegOcModeLop = state->m_EcOcRegOcModeLop;
if (bEnableOutput)
- EcOcRegOcMpgSio &=
- (~(EC_OC_REG_OC_MPG_SIO__M));
+ EcOcRegOcMpgSio &= (~(EC_OC_REG_OC_MPG_SIO__M));
else
EcOcRegOcMpgSio |= EC_OC_REG_OC_MPG_SIO__M;
/* Don't Insert RS Byte */
- if( state->insert_rs_byte )
- {
+ if (state->insert_rs_byte) {
EcOcRegOcModeLop &=
- (~(EC_OC_REG_OC_MODE_LOP_PAR_ENA__M));
+ (~(EC_OC_REG_OC_MODE_LOP_PAR_ENA__M));
EcOcRegOcModeHip &=
- (~EC_OC_REG_OC_MODE_HIP_MPG_PAR_VAL__M);
+ (~EC_OC_REG_OC_MODE_HIP_MPG_PAR_VAL__M);
EcOcRegOcModeHip |=
EC_OC_REG_OC_MODE_HIP_MPG_PAR_VAL_ENABLE;
} else {
EcOcRegOcModeLop |=
- EC_OC_REG_OC_MODE_LOP_PAR_ENA_DISABLE;
+ EC_OC_REG_OC_MODE_LOP_PAR_ENA_DISABLE;
EcOcRegOcModeHip &=
(~EC_OC_REG_OC_MODE_HIP_MPG_PAR_VAL__M);
EcOcRegOcModeHip |=
}
/* Mode = Parallel */
- if( state->enable_parallel )
+ if (state->enable_parallel)
EcOcRegOcModeLop &=
(~(EC_OC_REG_OC_MODE_LOP_MPG_TRM_MDE__M));
else
EcOcRegIprInvMpg &= (~(0x0800));
/* EcOcRegOcModeLop =0x05; */
- CHK_ERROR( Write16(state, EC_OC_REG_IPR_INV_MPG__A,
- EcOcRegIprInvMpg, 0));
- CHK_ERROR( Write16(state, EC_OC_REG_OC_MODE_LOP__A,
- EcOcRegOcModeLop, 0) );
- CHK_ERROR( Write16(state, EC_OC_REG_OC_MODE_HIP__A,
- EcOcRegOcModeHip, 0x0000 ) );
- CHK_ERROR( Write16(state, EC_OC_REG_OC_MPG_SIO__A,
- EcOcRegOcMpgSio, 0) );
- } while(0);
+ CHK_ERROR(Write16(state, EC_OC_REG_IPR_INV_MPG__A,
+ EcOcRegIprInvMpg, 0));
+ CHK_ERROR(Write16(state, EC_OC_REG_OC_MODE_LOP__A,
+ EcOcRegOcModeLop, 0));
+ CHK_ERROR(Write16(state, EC_OC_REG_OC_MODE_HIP__A,
+ EcOcRegOcModeHip, 0x0000));
+ CHK_ERROR(Write16(state, EC_OC_REG_OC_MPG_SIO__A,
+ EcOcRegOcMpgSio, 0));
+ } while (0);
return status;
}
static int SetDeviceTypeId(struct drxd_state *state)
{
- int status = 0;
- u16 deviceId = 0 ;
-
- do {
- CHK_ERROR(Read16(state, CC_REG_JTAGID_L__A, &deviceId, 0));
- /* TODO: why twice? */
- CHK_ERROR(Read16(state, CC_REG_JTAGID_L__A, &deviceId, 0));
- printk( "drxd: deviceId = %04x\n",deviceId);
-
- state->type_A = 0;
- state->PGA = 0;
- state->diversity = 0;
- if (deviceId == 0) { /* on A2 only 3975 available */
- state->type_A = 1;
- printk("DRX3975D-A2\n");
- } else {
- deviceId >>= 12;
- printk("DRX397%dD-B1\n",deviceId);
- switch(deviceId) {
- case 4:
- state->diversity = 1;
- case 3:
- case 7:
- state->PGA = 1;
- break;
- case 6:
- state->diversity = 1;
- case 5:
- case 8:
- break;
- default:
- status = -1;
- break;
- }
- }
- } while(0);
-
- if (status<0)
- return status;
-
- /* Init Table selection */
- state->m_InitAtomicRead = DRXD_InitAtomicRead;
- state->m_InitSC = DRXD_InitSC;
- state->m_ResetECRAM = DRXD_ResetECRAM;
- if (state->type_A) {
- state->m_ResetCEFR = DRXD_ResetCEFR;
- state->m_InitFE_1 = DRXD_InitFEA2_1;
- state->m_InitFE_2 = DRXD_InitFEA2_2;
- state->m_InitCP = DRXD_InitCPA2;
- state->m_InitCE = DRXD_InitCEA2;
- state->m_InitEQ = DRXD_InitEQA2;
- state->m_InitEC = DRXD_InitECA2;
- if (load_firmware(state, DRX_FW_FILENAME_A2))
- return -EIO;
- } else {
- state->m_ResetCEFR = NULL;
- state->m_InitFE_1 = DRXD_InitFEB1_1;
- state->m_InitFE_2 = DRXD_InitFEB1_2;
- state->m_InitCP = DRXD_InitCPB1;
- state->m_InitCE = DRXD_InitCEB1;
- state->m_InitEQ = DRXD_InitEQB1;
- state->m_InitEC = DRXD_InitECB1;
- if (load_firmware(state, DRX_FW_FILENAME_B1))
- return -EIO;
- }
- if (state->diversity) {
- state->m_InitDiversityFront = DRXD_InitDiversityFront;
- state->m_InitDiversityEnd = DRXD_InitDiversityEnd;
- state->m_DisableDiversity = DRXD_DisableDiversity;
- state->m_StartDiversityFront = DRXD_StartDiversityFront;
- state->m_StartDiversityEnd = DRXD_StartDiversityEnd;
- state->m_DiversityDelay8MHZ = DRXD_DiversityDelay8MHZ;
- state->m_DiversityDelay6MHZ = DRXD_DiversityDelay6MHZ;
- } else {
- state->m_InitDiversityFront = NULL;
- state->m_InitDiversityEnd = NULL;
- state->m_DisableDiversity = NULL;
- state->m_StartDiversityFront = NULL;
- state->m_StartDiversityEnd = NULL;
- state->m_DiversityDelay8MHZ = NULL;
- state->m_DiversityDelay6MHZ = NULL;
- }
-
- return status;
+ int status = 0;
+ u16 deviceId = 0;
+
+ do {
+ CHK_ERROR(Read16(state, CC_REG_JTAGID_L__A, &deviceId, 0));
+ /* TODO: why twice? */
+ CHK_ERROR(Read16(state, CC_REG_JTAGID_L__A, &deviceId, 0));
+ printk("drxd: deviceId = %04x\n", deviceId);
+
+ state->type_A = 0;
+ state->PGA = 0;
+ state->diversity = 0;
+ if (deviceId == 0) { /* on A2 only 3975 available */
+ state->type_A = 1;
+ printk("DRX3975D-A2\n");
+ } else {
+ deviceId >>= 12;
+ printk("DRX397%dD-B1\n", deviceId);
+ switch (deviceId) {
+ case 4:
+ state->diversity = 1;
+ case 3:
+ case 7:
+ state->PGA = 1;
+ break;
+ case 6:
+ state->diversity = 1;
+ case 5:
+ case 8:
+ break;
+ default:
+ status = -1;
+ break;
+ }
+ }
+ } while (0);
+
+ if (status < 0)
+ return status;
+
+ /* Init Table selection */
+ state->m_InitAtomicRead = DRXD_InitAtomicRead;
+ state->m_InitSC = DRXD_InitSC;
+ state->m_ResetECRAM = DRXD_ResetECRAM;
+ if (state->type_A) {
+ state->m_ResetCEFR = DRXD_ResetCEFR;
+ state->m_InitFE_1 = DRXD_InitFEA2_1;
+ state->m_InitFE_2 = DRXD_InitFEA2_2;
+ state->m_InitCP = DRXD_InitCPA2;
+ state->m_InitCE = DRXD_InitCEA2;
+ state->m_InitEQ = DRXD_InitEQA2;
+ state->m_InitEC = DRXD_InitECA2;
+ if (load_firmware(state, DRX_FW_FILENAME_A2))
+ return -EIO;
+ } else {
+ state->m_ResetCEFR = NULL;
+ state->m_InitFE_1 = DRXD_InitFEB1_1;
+ state->m_InitFE_2 = DRXD_InitFEB1_2;
+ state->m_InitCP = DRXD_InitCPB1;
+ state->m_InitCE = DRXD_InitCEB1;
+ state->m_InitEQ = DRXD_InitEQB1;
+ state->m_InitEC = DRXD_InitECB1;
+ if (load_firmware(state, DRX_FW_FILENAME_B1))
+ return -EIO;
+ }
+ if (state->diversity) {
+ state->m_InitDiversityFront = DRXD_InitDiversityFront;
+ state->m_InitDiversityEnd = DRXD_InitDiversityEnd;
+ state->m_DisableDiversity = DRXD_DisableDiversity;
+ state->m_StartDiversityFront = DRXD_StartDiversityFront;
+ state->m_StartDiversityEnd = DRXD_StartDiversityEnd;
+ state->m_DiversityDelay8MHZ = DRXD_DiversityDelay8MHZ;
+ state->m_DiversityDelay6MHZ = DRXD_DiversityDelay6MHZ;
+ } else {
+ state->m_InitDiversityFront = NULL;
+ state->m_InitDiversityEnd = NULL;
+ state->m_DisableDiversity = NULL;
+ state->m_StartDiversityFront = NULL;
+ state->m_StartDiversityEnd = NULL;
+ state->m_DiversityDelay8MHZ = NULL;
+ state->m_DiversityDelay6MHZ = NULL;
+ }
+
+ return status;
}
static int CorrectSysClockDeviation(struct drxd_state *state)
{
int status;
- s32 incr = 0;
- s32 nomincr = 0;
- u32 bandwidth=0;
- u32 sysClockInHz=0;
- u32 sysClockFreq=0; /* in kHz */
+ s32 incr = 0;
+ s32 nomincr = 0;
+ u32 bandwidth = 0;
+ u32 sysClockInHz = 0;
+ u32 sysClockFreq = 0; /* in kHz */
s16 oscClockDeviation;
s16 Diff;
/* These accesses should be AtomicReadReg32, but that
causes trouble (at least for diversity */
- CHK_ERROR( Read32(state, LC_RA_RAM_IFINCR_NOM_L__A,
- ((u32 *)&nomincr),0 ));
- CHK_ERROR( Read32(state, FE_IF_REG_INCR0__A,
- (u32 *) &incr,0 ));
-
- if( state->type_A ) {
- if( (nomincr - incr < -500) ||
- (nomincr - incr > 500 ) )
+ CHK_ERROR(Read32(state, LC_RA_RAM_IFINCR_NOM_L__A,
+ ((u32 *) & nomincr), 0));
+ CHK_ERROR(Read32(state, FE_IF_REG_INCR0__A, (u32 *) & incr, 0));
+
+ if (state->type_A) {
+ if ((nomincr - incr < -500) || (nomincr - incr > 500))
break;
} else {
- if( (nomincr - incr < -2000 ) ||
- (nomincr - incr > 2000 ) )
+ if ((nomincr - incr < -2000) || (nomincr - incr > 2000))
break;
}
- switch( state->param.u.ofdm.bandwidth )
- {
- case BANDWIDTH_8_MHZ :
+ switch (state->param.u.ofdm.bandwidth) {
+ case BANDWIDTH_8_MHZ:
bandwidth = DRXD_BANDWIDTH_8MHZ_IN_HZ;
break;
- case BANDWIDTH_7_MHZ :
+ case BANDWIDTH_7_MHZ:
bandwidth = DRXD_BANDWIDTH_7MHZ_IN_HZ;
break;
- case BANDWIDTH_6_MHZ :
+ case BANDWIDTH_6_MHZ:
bandwidth = DRXD_BANDWIDTH_6MHZ_IN_HZ;
break;
- default :
+ default:
return -1;
break;
}
/* Compute new sysclock value
sysClockFreq = (((incr + 2^23)*bandwidth)/2^21)/1000 */
- incr += (1<<23);
- sysClockInHz = MulDiv32(incr,bandwidth,1<<21);
- sysClockFreq= (u32)(sysClockInHz/1000);
+ incr += (1 << 23);
+ sysClockInHz = MulDiv32(incr, bandwidth, 1 << 21);
+ sysClockFreq = (u32) (sysClockInHz / 1000);
/* rounding */
- if ( ( sysClockInHz%1000 ) > 500 )
- {
+ if ((sysClockInHz % 1000) > 500) {
sysClockFreq++;
}
/* Compute clock deviation in ppm */
- oscClockDeviation = (u16) (
- (((s32)(sysClockFreq) -
- (s32)(state->expected_sys_clock_freq))*
- 1000000L)/(s32)(state->expected_sys_clock_freq) );
+ oscClockDeviation = (u16) ((((s32) (sysClockFreq) -
+ (s32)
+ (state->expected_sys_clock_freq)) *
+ 1000000L) /
+ (s32)
+ (state->expected_sys_clock_freq));
Diff = oscClockDeviation - state->osc_clock_deviation;
- /*printk("sysclockdiff=%d\n", Diff);*/
- if( Diff >= -200 && Diff <= 200 ) {
+ /*printk("sysclockdiff=%d\n", Diff); */
+ if (Diff >= -200 && Diff <= 200) {
state->sys_clock_freq = (u16) sysClockFreq;
- if( oscClockDeviation !=
- state->osc_clock_deviation ) {
+ if (oscClockDeviation != state->osc_clock_deviation) {
if (state->config.osc_deviation) {
- state->config.osc_deviation(
- state->priv,
- oscClockDeviation, 1);
- state->osc_clock_deviation=
- oscClockDeviation;
+ state->config.osc_deviation(state->priv,
+ oscClockDeviation,
+ 1);
+ state->osc_clock_deviation =
+ oscClockDeviation;
}
}
/* switch OFF SRMM scan in SC */
- CHK_ERROR( Write16( state,
- SC_RA_RAM_SAMPLE_RATE_COUNT__A,
- DRXD_OSCDEV_DONT_SCAN,0));
+ CHK_ERROR(Write16(state,
+ SC_RA_RAM_SAMPLE_RATE_COUNT__A,
+ DRXD_OSCDEV_DONT_SCAN, 0));
/* overrule FE_IF internal value for
proper re-locking */
- CHK_ERROR( Write16( state, SC_RA_RAM_IF_SAVE__AX,
- state->current_fe_if_incr, 0));
+ CHK_ERROR(Write16(state, SC_RA_RAM_IF_SAVE__AX,
+ state->current_fe_if_incr, 0));
state->cscd_state = CSCD_SAVED;
}
- } while(0);
+ } while (0);
return (status);
}
{
int status;
- if( state->drxd_state != DRXD_STARTED )
+ if (state->drxd_state != DRXD_STARTED)
return 0;
do {
- if (state->cscd_state != CSCD_SAVED ) {
+ if (state->cscd_state != CSCD_SAVED) {
u32 lock;
- CHK_ERROR( DRX_GetLockStatus(state, &lock));
+ CHK_ERROR(DRX_GetLockStatus(state, &lock));
}
CHK_ERROR(StopOC(state));
state->drxd_state = DRXD_STOPPED;
- CHK_ERROR( ConfigureMPEGOutput(state, 0) );
+ CHK_ERROR(ConfigureMPEGOutput(state, 0));
- if(state->type_A ) {
+ if (state->type_A) {
/* Stop relevant processors off the device */
- CHK_ERROR( Write16(state, EC_OD_REG_COMM_EXEC__A,
- 0x0000, 0x0000));
+ CHK_ERROR(Write16(state, EC_OD_REG_COMM_EXEC__A,
+ 0x0000, 0x0000));
- CHK_ERROR( Write16(state, SC_COMM_EXEC__A,
- SC_COMM_EXEC_CTL_STOP, 0 ));
- CHK_ERROR( Write16(state, LC_COMM_EXEC__A,
- SC_COMM_EXEC_CTL_STOP, 0 ));
+ CHK_ERROR(Write16(state, SC_COMM_EXEC__A,
+ SC_COMM_EXEC_CTL_STOP, 0));
+ CHK_ERROR(Write16(state, LC_COMM_EXEC__A,
+ SC_COMM_EXEC_CTL_STOP, 0));
} else {
/* Stop all processors except HI & CC & FE */
CHK_ERROR(Write16(state,
B_SC_COMM_EXEC__A,
- SC_COMM_EXEC_CTL_STOP, 0 ));
+ SC_COMM_EXEC_CTL_STOP, 0));
CHK_ERROR(Write16(state,
B_LC_COMM_EXEC__A,
- SC_COMM_EXEC_CTL_STOP, 0 ));
+ SC_COMM_EXEC_CTL_STOP, 0));
CHK_ERROR(Write16(state,
B_FT_COMM_EXEC__A,
- SC_COMM_EXEC_CTL_STOP, 0 ));
+ SC_COMM_EXEC_CTL_STOP, 0));
CHK_ERROR(Write16(state,
B_CP_COMM_EXEC__A,
- SC_COMM_EXEC_CTL_STOP, 0 ));
+ SC_COMM_EXEC_CTL_STOP, 0));
CHK_ERROR(Write16(state,
B_CE_COMM_EXEC__A,
- SC_COMM_EXEC_CTL_STOP, 0 ));
+ SC_COMM_EXEC_CTL_STOP, 0));
CHK_ERROR(Write16(state,
B_EQ_COMM_EXEC__A,
- SC_COMM_EXEC_CTL_STOP, 0 ));
+ SC_COMM_EXEC_CTL_STOP, 0));
CHK_ERROR(Write16(state,
- EC_OD_REG_COMM_EXEC__A,
- 0x0000, 0 ));
+ EC_OD_REG_COMM_EXEC__A, 0x0000, 0));
}
- } while(0);
+ } while (0);
return status;
}
-
int SetOperationMode(struct drxd_state *state, int oMode)
{
int status;
break;
}
- switch(oMode)
- {
+ switch (oMode) {
case OM_DVBT_Diversity_Front:
- status = WriteTable(state,
- state->m_InitDiversityFront);
+ status = WriteTable(state, state->m_InitDiversityFront);
break;
case OM_DVBT_Diversity_End:
- status = WriteTable(state,
- state->m_InitDiversityEnd);
+ status = WriteTable(state, state->m_InitDiversityEnd);
break;
case OM_Default:
/* We need to check how to
status = WriteTable(state, state->m_DisableDiversity);
break;
}
- } while(0);
+ } while (0);
if (!status)
state->operation_mode = oMode;
return status;
}
-
-
static int StartDiversity(struct drxd_state *state)
{
- int status=0;
+ int status = 0;
u16 rcControl;
do {
if (state->operation_mode == OM_DVBT_Diversity_Front) {
CHK_ERROR(WriteTable(state,
state->m_StartDiversityFront));
- } else if( state->operation_mode == OM_DVBT_Diversity_End ) {
+ } else if (state->operation_mode == OM_DVBT_Diversity_End) {
CHK_ERROR(WriteTable(state,
state->m_StartDiversityEnd));
- if( state->param.u.ofdm.bandwidth ==
- BANDWIDTH_8_MHZ ) {
- CHK_ERROR(
- WriteTable(state,
- state->
- m_DiversityDelay8MHZ));
+ if (state->param.u.ofdm.bandwidth == BANDWIDTH_8_MHZ) {
+ CHK_ERROR(WriteTable(state,
+ state->
+ m_DiversityDelay8MHZ));
} else {
- CHK_ERROR(
- WriteTable(state,
- state->
- m_DiversityDelay6MHZ));
+ CHK_ERROR(WriteTable(state,
+ state->
+ m_DiversityDelay6MHZ));
}
CHK_ERROR(Read16(state,
B_EQ_REG_RC_SEL_CAR__A,
- &rcControl,0));
+ &rcControl, 0));
rcControl &= ~(B_EQ_REG_RC_SEL_CAR_FFTMODE__M);
rcControl |= B_EQ_REG_RC_SEL_CAR_DIV_ON |
- /* combining enabled */
- B_EQ_REG_RC_SEL_CAR_MEAS_A_CC |
- B_EQ_REG_RC_SEL_CAR_PASS_A_CC |
- B_EQ_REG_RC_SEL_CAR_LOCAL_A_CC;
+ /* combining enabled */
+ B_EQ_REG_RC_SEL_CAR_MEAS_A_CC |
+ B_EQ_REG_RC_SEL_CAR_PASS_A_CC |
+ B_EQ_REG_RC_SEL_CAR_LOCAL_A_CC;
CHK_ERROR(Write16(state,
B_EQ_REG_RC_SEL_CAR__A,
- rcControl,0));
+ rcControl, 0));
}
- } while(0);
+ } while (0);
return status;
}
-
static int SetFrequencyShift(struct drxd_state *state,
u32 offsetFreq, int channelMirrored)
{
*/
/* Compute register value, unsigned computation */
- state->fe_fs_add_incr = MulDiv32( state->intermediate_freq +
+ state->fe_fs_add_incr = MulDiv32(state->intermediate_freq +
offsetFreq,
- 1<<28, state->sys_clock_freq);
+ 1 << 28, state->sys_clock_freq);
/* Remove integer part */
state->fe_fs_add_incr &= 0x0FFFFFFFL;
- if (negativeShift)
- {
- state->fe_fs_add_incr = ((1<<28) - state->fe_fs_add_incr);
+ if (negativeShift) {
+ state->fe_fs_add_incr = ((1 << 28) - state->fe_fs_add_incr);
}
/* Save the frequency shift without tunerOffset compensation
for CtrlGetChannel. */
- state->org_fe_fs_add_incr = MulDiv32( state->intermediate_freq,
- 1<<28, state->sys_clock_freq);
+ state->org_fe_fs_add_incr = MulDiv32(state->intermediate_freq,
+ 1 << 28, state->sys_clock_freq);
/* Remove integer part */
state->org_fe_fs_add_incr &= 0x0FFFFFFFL;
if (negativeShift)
- state->org_fe_fs_add_incr = ((1L<<28) -
+ state->org_fe_fs_add_incr = ((1L << 28) -
state->org_fe_fs_add_incr);
return Write32(state, FE_FS_REG_ADD_INC_LOP__A,
state->fe_fs_add_incr, 0);
}
-static int SetCfgNoiseCalibration (struct drxd_state *state,
- struct SNoiseCal* noiseCal )
+static int SetCfgNoiseCalibration(struct drxd_state *state,
+ struct SNoiseCal *noiseCal)
{
u16 beOptEna;
- int status=0;
+ int status = 0;
do {
- CHK_ERROR(Read16(state, SC_RA_RAM_BE_OPT_ENA__A,
- &beOptEna, 0));
- if (noiseCal->cpOpt)
- {
+ CHK_ERROR(Read16(state, SC_RA_RAM_BE_OPT_ENA__A, &beOptEna, 0));
+ if (noiseCal->cpOpt) {
beOptEna |= (1 << SC_RA_RAM_BE_OPT_ENA_CP_OPT);
} else {
beOptEna &= ~(1 << SC_RA_RAM_BE_OPT_ENA_CP_OPT);
CHK_ERROR(Write16(state, CP_REG_AC_NEXP_OFFS__A,
noiseCal->cpNexpOfs, 0));
}
- CHK_ERROR(Write16(state, SC_RA_RAM_BE_OPT_ENA__A,
- beOptEna, 0));
+ CHK_ERROR(Write16(state, SC_RA_RAM_BE_OPT_ENA__A, beOptEna, 0));
- if( !state->type_A )
- {
- CHK_ERROR(Write16( state,
- B_SC_RA_RAM_CO_TD_CAL_2K__A,
- noiseCal->tdCal2k,0));
- CHK_ERROR(Write16( state,
- B_SC_RA_RAM_CO_TD_CAL_8K__A,
- noiseCal->tdCal8k,0));
+ if (!state->type_A) {
+ CHK_ERROR(Write16(state,
+ B_SC_RA_RAM_CO_TD_CAL_2K__A,
+ noiseCal->tdCal2k, 0));
+ CHK_ERROR(Write16(state,
+ B_SC_RA_RAM_CO_TD_CAL_8K__A,
+ noiseCal->tdCal8k, 0));
}
- } while(0);
+ } while (0);
return status;
}
struct dvb_ofdm_parameters *p = &state->param.u.ofdm;
int status;
- u16 transmissionParams = 0;
- u16 operationMode = 0;
- u16 qpskTdTpsPwr = 0;
- u16 qam16TdTpsPwr = 0;
- u16 qam64TdTpsPwr = 0;
- u32 feIfIncr = 0;
- u32 bandwidth = 0;
+ u16 transmissionParams = 0;
+ u16 operationMode = 0;
+ u16 qpskTdTpsPwr = 0;
+ u16 qam16TdTpsPwr = 0;
+ u16 qam64TdTpsPwr = 0;
+ u32 feIfIncr = 0;
+ u32 bandwidth = 0;
int mirrorFreqSpect;
- u16 qpskSnCeGain = 0;
- u16 qam16SnCeGain = 0;
- u16 qam64SnCeGain = 0;
- u16 qpskIsGainMan = 0;
- u16 qam16IsGainMan = 0;
- u16 qam64IsGainMan = 0;
- u16 qpskIsGainExp = 0;
- u16 qam16IsGainExp = 0;
- u16 qam64IsGainExp = 0;
- u16 bandwidthParam = 0;
-
- if (off<0)
- off=(off-500)/1000;
+ u16 qpskSnCeGain = 0;
+ u16 qam16SnCeGain = 0;
+ u16 qam64SnCeGain = 0;
+ u16 qpskIsGainMan = 0;
+ u16 qam16IsGainMan = 0;
+ u16 qam64IsGainMan = 0;
+ u16 qpskIsGainExp = 0;
+ u16 qam16IsGainExp = 0;
+ u16 qam64IsGainExp = 0;
+ u16 bandwidthParam = 0;
+
+ if (off < 0)
+ off = (off - 500) / 1000;
else
- off=(off+500)/1000;
+ off = (off + 500) / 1000;
do {
if (state->drxd_state != DRXD_STOPPED)
return -1;
- CHK_ERROR( ResetECOD(state) );
+ CHK_ERROR(ResetECOD(state));
if (state->type_A) {
- CHK_ERROR( InitSC(state) );
+ CHK_ERROR(InitSC(state));
} else {
- CHK_ERROR( InitFT(state) );
- CHK_ERROR( InitCP(state) );
- CHK_ERROR( InitCE(state) );
- CHK_ERROR( InitEQ(state) );
- CHK_ERROR( InitSC(state) );
+ CHK_ERROR(InitFT(state));
+ CHK_ERROR(InitCP(state));
+ CHK_ERROR(InitCE(state));
+ CHK_ERROR(InitEQ(state));
+ CHK_ERROR(InitSC(state));
}
/* Restore current IF & RF AGC settings */
- CHK_ERROR(SetCfgIfAgc(state, &state->if_agc_cfg ));
- CHK_ERROR(SetCfgRfAgc(state, &state->rf_agc_cfg ));
+ CHK_ERROR(SetCfgIfAgc(state, &state->if_agc_cfg));
+ CHK_ERROR(SetCfgRfAgc(state, &state->rf_agc_cfg));
- mirrorFreqSpect=( state->param.inversion==INVERSION_ON);
+ mirrorFreqSpect = (state->param.inversion == INVERSION_ON);
switch (p->transmission_mode) {
- default: /* Not set, detect it automatically */
+ default: /* Not set, detect it automatically */
operationMode |= SC_RA_RAM_OP_AUTO_MODE__M;
/* fall through , try first guess DRX_FFTMODE_8K */
- case TRANSMISSION_MODE_8K :
+ case TRANSMISSION_MODE_8K:
transmissionParams |= SC_RA_RAM_OP_PARAM_MODE_8K;
if (state->type_A) {
- CHK_ERROR( Write16(state,
- EC_SB_REG_TR_MODE__A,
- EC_SB_REG_TR_MODE_8K,
- 0x0000 ));
- qpskSnCeGain = 99;
+ CHK_ERROR(Write16(state,
+ EC_SB_REG_TR_MODE__A,
+ EC_SB_REG_TR_MODE_8K,
+ 0x0000));
+ qpskSnCeGain = 99;
qam16SnCeGain = 83;
qam64SnCeGain = 67;
}
break;
- case TRANSMISSION_MODE_2K :
+ case TRANSMISSION_MODE_2K:
transmissionParams |= SC_RA_RAM_OP_PARAM_MODE_2K;
if (state->type_A) {
- CHK_ERROR( Write16(state,
- EC_SB_REG_TR_MODE__A,
- EC_SB_REG_TR_MODE_2K,
- 0x0000 ));
- qpskSnCeGain = 97;
+ CHK_ERROR(Write16(state,
+ EC_SB_REG_TR_MODE__A,
+ EC_SB_REG_TR_MODE_2K,
+ 0x0000));
+ qpskSnCeGain = 97;
qam16SnCeGain = 71;
qam64SnCeGain = 65;
}
break;
}
- switch( p->guard_interval )
- {
+ switch (p->guard_interval) {
case GUARD_INTERVAL_1_4:
transmissionParams |= SC_RA_RAM_OP_PARAM_GUARD_4;
break;
case GUARD_INTERVAL_1_32:
transmissionParams |= SC_RA_RAM_OP_PARAM_GUARD_32;
break;
- default: /* Not set, detect it automatically */
+ default: /* Not set, detect it automatically */
operationMode |= SC_RA_RAM_OP_AUTO_GUARD__M;
/* try first guess 1/4 */
transmissionParams |= SC_RA_RAM_OP_PARAM_GUARD_4;
break;
}
- switch( p->hierarchy_information )
- {
+ switch (p->hierarchy_information) {
case HIERARCHY_1:
transmissionParams |= SC_RA_RAM_OP_PARAM_HIER_A1;
if (state->type_A) {
- CHK_ERROR( Write16(state, EQ_REG_OT_ALPHA__A,
- 0x0001, 0x0000 ) );
- CHK_ERROR( Write16(state, EC_SB_REG_ALPHA__A,
- 0x0001, 0x0000 ) );
+ CHK_ERROR(Write16(state, EQ_REG_OT_ALPHA__A,
+ 0x0001, 0x0000));
+ CHK_ERROR(Write16(state, EC_SB_REG_ALPHA__A,
+ 0x0001, 0x0000));
- qpskTdTpsPwr = EQ_TD_TPS_PWR_UNKNOWN;
+ qpskTdTpsPwr = EQ_TD_TPS_PWR_UNKNOWN;
qam16TdTpsPwr = EQ_TD_TPS_PWR_QAM16_ALPHA1;
qam64TdTpsPwr = EQ_TD_TPS_PWR_QAM64_ALPHA1;
- qpskIsGainMan =
- SC_RA_RAM_EQ_IS_GAIN_UNKNOWN_MAN__PRE;
+ qpskIsGainMan =
+ SC_RA_RAM_EQ_IS_GAIN_UNKNOWN_MAN__PRE;
qam16IsGainMan =
- SC_RA_RAM_EQ_IS_GAIN_16QAM_MAN__PRE;
+ SC_RA_RAM_EQ_IS_GAIN_16QAM_MAN__PRE;
qam64IsGainMan =
- SC_RA_RAM_EQ_IS_GAIN_64QAM_MAN__PRE;
+ SC_RA_RAM_EQ_IS_GAIN_64QAM_MAN__PRE;
- qpskIsGainExp =
- SC_RA_RAM_EQ_IS_GAIN_UNKNOWN_EXP__PRE;
+ qpskIsGainExp =
+ SC_RA_RAM_EQ_IS_GAIN_UNKNOWN_EXP__PRE;
qam16IsGainExp =
- SC_RA_RAM_EQ_IS_GAIN_16QAM_EXP__PRE;
+ SC_RA_RAM_EQ_IS_GAIN_16QAM_EXP__PRE;
qam64IsGainExp =
- SC_RA_RAM_EQ_IS_GAIN_64QAM_EXP__PRE;
+ SC_RA_RAM_EQ_IS_GAIN_64QAM_EXP__PRE;
}
break;
case HIERARCHY_2:
transmissionParams |= SC_RA_RAM_OP_PARAM_HIER_A2;
if (state->type_A) {
- CHK_ERROR( Write16(state, EQ_REG_OT_ALPHA__A,
- 0x0002, 0x0000 ) );
- CHK_ERROR( Write16(state, EC_SB_REG_ALPHA__A,
- 0x0002, 0x0000 ) );
+ CHK_ERROR(Write16(state, EQ_REG_OT_ALPHA__A,
+ 0x0002, 0x0000));
+ CHK_ERROR(Write16(state, EC_SB_REG_ALPHA__A,
+ 0x0002, 0x0000));
- qpskTdTpsPwr = EQ_TD_TPS_PWR_UNKNOWN;
+ qpskTdTpsPwr = EQ_TD_TPS_PWR_UNKNOWN;
qam16TdTpsPwr = EQ_TD_TPS_PWR_QAM16_ALPHA2;
qam64TdTpsPwr = EQ_TD_TPS_PWR_QAM64_ALPHA2;
qpskIsGainMan =
- SC_RA_RAM_EQ_IS_GAIN_UNKNOWN_MAN__PRE;
+ SC_RA_RAM_EQ_IS_GAIN_UNKNOWN_MAN__PRE;
qam16IsGainMan =
- SC_RA_RAM_EQ_IS_GAIN_16QAM_A2_MAN__PRE;
+ SC_RA_RAM_EQ_IS_GAIN_16QAM_A2_MAN__PRE;
qam64IsGainMan =
- SC_RA_RAM_EQ_IS_GAIN_64QAM_A2_MAN__PRE;
+ SC_RA_RAM_EQ_IS_GAIN_64QAM_A2_MAN__PRE;
- qpskIsGainExp =
- SC_RA_RAM_EQ_IS_GAIN_UNKNOWN_EXP__PRE;
+ qpskIsGainExp =
+ SC_RA_RAM_EQ_IS_GAIN_UNKNOWN_EXP__PRE;
qam16IsGainExp =
- SC_RA_RAM_EQ_IS_GAIN_16QAM_A2_EXP__PRE;
+ SC_RA_RAM_EQ_IS_GAIN_16QAM_A2_EXP__PRE;
qam64IsGainExp =
- SC_RA_RAM_EQ_IS_GAIN_64QAM_A2_EXP__PRE;
+ SC_RA_RAM_EQ_IS_GAIN_64QAM_A2_EXP__PRE;
}
break;
case HIERARCHY_4:
transmissionParams |= SC_RA_RAM_OP_PARAM_HIER_A4;
if (state->type_A) {
- CHK_ERROR( Write16(state, EQ_REG_OT_ALPHA__A,
- 0x0003, 0x0000 ));
- CHK_ERROR( Write16(state, EC_SB_REG_ALPHA__A,
- 0x0003, 0x0000 ) );
+ CHK_ERROR(Write16(state, EQ_REG_OT_ALPHA__A,
+ 0x0003, 0x0000));
+ CHK_ERROR(Write16(state, EC_SB_REG_ALPHA__A,
+ 0x0003, 0x0000));
- qpskTdTpsPwr = EQ_TD_TPS_PWR_UNKNOWN;
+ qpskTdTpsPwr = EQ_TD_TPS_PWR_UNKNOWN;
qam16TdTpsPwr = EQ_TD_TPS_PWR_QAM16_ALPHA4;
qam64TdTpsPwr = EQ_TD_TPS_PWR_QAM64_ALPHA4;
- qpskIsGainMan =
- SC_RA_RAM_EQ_IS_GAIN_UNKNOWN_MAN__PRE;
+ qpskIsGainMan =
+ SC_RA_RAM_EQ_IS_GAIN_UNKNOWN_MAN__PRE;
qam16IsGainMan =
- SC_RA_RAM_EQ_IS_GAIN_16QAM_A4_MAN__PRE;
+ SC_RA_RAM_EQ_IS_GAIN_16QAM_A4_MAN__PRE;
qam64IsGainMan =
- SC_RA_RAM_EQ_IS_GAIN_64QAM_A4_MAN__PRE;
+ SC_RA_RAM_EQ_IS_GAIN_64QAM_A4_MAN__PRE;
- qpskIsGainExp =
- SC_RA_RAM_EQ_IS_GAIN_UNKNOWN_EXP__PRE;
+ qpskIsGainExp =
+ SC_RA_RAM_EQ_IS_GAIN_UNKNOWN_EXP__PRE;
qam16IsGainExp =
- SC_RA_RAM_EQ_IS_GAIN_16QAM_A4_EXP__PRE;
+ SC_RA_RAM_EQ_IS_GAIN_16QAM_A4_EXP__PRE;
qam64IsGainExp =
- SC_RA_RAM_EQ_IS_GAIN_64QAM_A4_EXP__PRE;
+ SC_RA_RAM_EQ_IS_GAIN_64QAM_A4_EXP__PRE;
}
break;
case HIERARCHY_AUTO:
operationMode |= SC_RA_RAM_OP_AUTO_HIER__M;
transmissionParams |= SC_RA_RAM_OP_PARAM_HIER_NO;
if (state->type_A) {
- CHK_ERROR( Write16(state, EQ_REG_OT_ALPHA__A,
- 0x0000, 0x0000 ) );
- CHK_ERROR( Write16(state, EC_SB_REG_ALPHA__A,
- 0x0000, 0x0000 ) );
+ CHK_ERROR(Write16(state, EQ_REG_OT_ALPHA__A,
+ 0x0000, 0x0000));
+ CHK_ERROR(Write16(state, EC_SB_REG_ALPHA__A,
+ 0x0000, 0x0000));
- qpskTdTpsPwr = EQ_TD_TPS_PWR_QPSK;
+ qpskTdTpsPwr = EQ_TD_TPS_PWR_QPSK;
qam16TdTpsPwr = EQ_TD_TPS_PWR_QAM16_ALPHAN;
qam64TdTpsPwr = EQ_TD_TPS_PWR_QAM64_ALPHAN;
- qpskIsGainMan =
- SC_RA_RAM_EQ_IS_GAIN_QPSK_MAN__PRE;
+ qpskIsGainMan =
+ SC_RA_RAM_EQ_IS_GAIN_QPSK_MAN__PRE;
qam16IsGainMan =
- SC_RA_RAM_EQ_IS_GAIN_16QAM_MAN__PRE;
+ SC_RA_RAM_EQ_IS_GAIN_16QAM_MAN__PRE;
qam64IsGainMan =
- SC_RA_RAM_EQ_IS_GAIN_64QAM_MAN__PRE;
+ SC_RA_RAM_EQ_IS_GAIN_64QAM_MAN__PRE;
- qpskIsGainExp =
- SC_RA_RAM_EQ_IS_GAIN_QPSK_EXP__PRE;
+ qpskIsGainExp =
+ SC_RA_RAM_EQ_IS_GAIN_QPSK_EXP__PRE;
qam16IsGainExp =
- SC_RA_RAM_EQ_IS_GAIN_16QAM_EXP__PRE;
+ SC_RA_RAM_EQ_IS_GAIN_16QAM_EXP__PRE;
qam64IsGainExp =
- SC_RA_RAM_EQ_IS_GAIN_64QAM_EXP__PRE;
+ SC_RA_RAM_EQ_IS_GAIN_64QAM_EXP__PRE;
}
break;
}
- CHK_ERROR( status );
+ CHK_ERROR(status);
- switch( p->constellation ) {
+ switch (p->constellation) {
default:
operationMode |= SC_RA_RAM_OP_AUTO_CONST__M;
/* fall through , try first guess
transmissionParams |= SC_RA_RAM_OP_PARAM_CONST_QAM64;
if (state->type_A) {
CHK_ERROR(Write16(state, EQ_REG_OT_CONST__A,
- 0x0002, 0x0000 ) );
+ 0x0002, 0x0000));
CHK_ERROR(Write16(state, EC_SB_REG_CONST__A,
EC_SB_REG_CONST_64QAM,
- 0x0000) );
+ 0x0000));
CHK_ERROR(Write16(state,
EC_SB_REG_SCALE_MSB__A,
- 0x0020, 0x0000 ) );
+ 0x0020, 0x0000));
CHK_ERROR(Write16(state,
EC_SB_REG_SCALE_BIT2__A,
- 0x0008, 0x0000 ) );
+ 0x0008, 0x0000));
CHK_ERROR(Write16(state,
EC_SB_REG_SCALE_LSB__A,
- 0x0002, 0x0000 ) );
+ 0x0002, 0x0000));
CHK_ERROR(Write16(state,
EQ_REG_TD_TPS_PWR_OFS__A,
- qam64TdTpsPwr, 0x0000 ) );
- CHK_ERROR( Write16(state,EQ_REG_SN_CEGAIN__A,
- qam64SnCeGain, 0x0000 ));
- CHK_ERROR( Write16(state,EQ_REG_IS_GAIN_MAN__A,
- qam64IsGainMan, 0x0000 ));
- CHK_ERROR( Write16(state,EQ_REG_IS_GAIN_EXP__A,
- qam64IsGainExp, 0x0000 ));
+ qam64TdTpsPwr, 0x0000));
+ CHK_ERROR(Write16(state, EQ_REG_SN_CEGAIN__A,
+ qam64SnCeGain, 0x0000));
+ CHK_ERROR(Write16(state, EQ_REG_IS_GAIN_MAN__A,
+ qam64IsGainMan, 0x0000));
+ CHK_ERROR(Write16(state, EQ_REG_IS_GAIN_EXP__A,
+ qam64IsGainExp, 0x0000));
}
break;
- case QPSK :
+ case QPSK:
transmissionParams |= SC_RA_RAM_OP_PARAM_CONST_QPSK;
if (state->type_A) {
CHK_ERROR(Write16(state, EQ_REG_OT_CONST__A,
- 0x0000, 0x0000 ) );
+ 0x0000, 0x0000));
CHK_ERROR(Write16(state, EC_SB_REG_CONST__A,
EC_SB_REG_CONST_QPSK,
- 0x0000) );
+ 0x0000));
CHK_ERROR(Write16(state,
EC_SB_REG_SCALE_MSB__A,
- 0x0010, 0x0000 ) );
+ 0x0010, 0x0000));
CHK_ERROR(Write16(state,
EC_SB_REG_SCALE_BIT2__A,
- 0x0000, 0x0000 ) );
+ 0x0000, 0x0000));
CHK_ERROR(Write16(state,
EC_SB_REG_SCALE_LSB__A,
- 0x0000, 0x0000 ) );
+ 0x0000, 0x0000));
CHK_ERROR(Write16(state,
EQ_REG_TD_TPS_PWR_OFS__A,
- qpskTdTpsPwr, 0x0000 ) );
- CHK_ERROR( Write16(state, EQ_REG_SN_CEGAIN__A,
- qpskSnCeGain, 0x0000 ));
- CHK_ERROR( Write16(state,
- EQ_REG_IS_GAIN_MAN__A,
- qpskIsGainMan, 0x0000 ));
- CHK_ERROR( Write16(state,
- EQ_REG_IS_GAIN_EXP__A,
- qpskIsGainExp, 0x0000 ));
+ qpskTdTpsPwr, 0x0000));
+ CHK_ERROR(Write16(state, EQ_REG_SN_CEGAIN__A,
+ qpskSnCeGain, 0x0000));
+ CHK_ERROR(Write16(state,
+ EQ_REG_IS_GAIN_MAN__A,
+ qpskIsGainMan, 0x0000));
+ CHK_ERROR(Write16(state,
+ EQ_REG_IS_GAIN_EXP__A,
+ qpskIsGainExp, 0x0000));
}
break;
transmissionParams |= SC_RA_RAM_OP_PARAM_CONST_QAM16;
if (state->type_A) {
CHK_ERROR(Write16(state, EQ_REG_OT_CONST__A,
- 0x0001, 0x0000 ) );
+ 0x0001, 0x0000));
CHK_ERROR(Write16(state, EC_SB_REG_CONST__A,
EC_SB_REG_CONST_16QAM,
- 0x0000) );
+ 0x0000));
CHK_ERROR(Write16(state,
EC_SB_REG_SCALE_MSB__A,
- 0x0010, 0x0000 ) );
+ 0x0010, 0x0000));
CHK_ERROR(Write16(state,
EC_SB_REG_SCALE_BIT2__A,
- 0x0004, 0x0000 ) );
+ 0x0004, 0x0000));
CHK_ERROR(Write16(state,
EC_SB_REG_SCALE_LSB__A,
- 0x0000, 0x0000 ) );
+ 0x0000, 0x0000));
CHK_ERROR(Write16(state,
EQ_REG_TD_TPS_PWR_OFS__A,
- qam16TdTpsPwr, 0x0000 ) );
- CHK_ERROR( Write16(state, EQ_REG_SN_CEGAIN__A,
- qam16SnCeGain, 0x0000 ));
- CHK_ERROR( Write16(state,
- EQ_REG_IS_GAIN_MAN__A,
- qam16IsGainMan, 0x0000 ));
- CHK_ERROR( Write16(state,
- EQ_REG_IS_GAIN_EXP__A,
- qam16IsGainExp, 0x0000 ));
+ qam16TdTpsPwr, 0x0000));
+ CHK_ERROR(Write16(state, EQ_REG_SN_CEGAIN__A,
+ qam16SnCeGain, 0x0000));
+ CHK_ERROR(Write16(state,
+ EQ_REG_IS_GAIN_MAN__A,
+ qam16IsGainMan, 0x0000));
+ CHK_ERROR(Write16(state,
+ EQ_REG_IS_GAIN_EXP__A,
+ qam16IsGainExp, 0x0000));
}
break;
}
- CHK_ERROR( status );
+ CHK_ERROR(status);
switch (DRX_CHANNEL_HIGH) {
default:
case DRX_CHANNEL_AUTO:
case DRX_CHANNEL_LOW:
transmissionParams |= SC_RA_RAM_OP_PARAM_PRIO_LO;
- CHK_ERROR( Write16(state, EC_SB_REG_PRIOR__A,
- EC_SB_REG_PRIOR_LO, 0x0000 ));
+ CHK_ERROR(Write16(state, EC_SB_REG_PRIOR__A,
+ EC_SB_REG_PRIOR_LO, 0x0000));
break;
case DRX_CHANNEL_HIGH:
transmissionParams |= SC_RA_RAM_OP_PARAM_PRIO_HI;
- CHK_ERROR( Write16(state, EC_SB_REG_PRIOR__A,
- EC_SB_REG_PRIOR_HI, 0x0000 ));
+ CHK_ERROR(Write16(state, EC_SB_REG_PRIOR__A,
+ EC_SB_REG_PRIOR_HI, 0x0000));
break;
}
- switch( p->code_rate_HP )
- {
+ switch (p->code_rate_HP) {
case FEC_1_2:
transmissionParams |= SC_RA_RAM_OP_PARAM_RATE_1_2;
if (state->type_A) {
- CHK_ERROR( Write16(state,
- EC_VD_REG_SET_CODERATE__A,
- EC_VD_REG_SET_CODERATE_C1_2,
- 0x0000 ) );
+ CHK_ERROR(Write16(state,
+ EC_VD_REG_SET_CODERATE__A,
+ EC_VD_REG_SET_CODERATE_C1_2,
+ 0x0000));
}
break;
default:
operationMode |= SC_RA_RAM_OP_AUTO_RATE__M;
- case FEC_2_3 :
+ case FEC_2_3:
transmissionParams |= SC_RA_RAM_OP_PARAM_RATE_2_3;
if (state->type_A) {
- CHK_ERROR( Write16(state,
- EC_VD_REG_SET_CODERATE__A,
- EC_VD_REG_SET_CODERATE_C2_3,
- 0x0000 ) );
+ CHK_ERROR(Write16(state,
+ EC_VD_REG_SET_CODERATE__A,
+ EC_VD_REG_SET_CODERATE_C2_3,
+ 0x0000));
}
break;
- case FEC_3_4 :
+ case FEC_3_4:
transmissionParams |= SC_RA_RAM_OP_PARAM_RATE_3_4;
if (state->type_A) {
- CHK_ERROR( Write16(state,
- EC_VD_REG_SET_CODERATE__A,
- EC_VD_REG_SET_CODERATE_C3_4,
- 0x0000 ) );
+ CHK_ERROR(Write16(state,
+ EC_VD_REG_SET_CODERATE__A,
+ EC_VD_REG_SET_CODERATE_C3_4,
+ 0x0000));
}
break;
- case FEC_5_6 :
+ case FEC_5_6:
transmissionParams |= SC_RA_RAM_OP_PARAM_RATE_5_6;
if (state->type_A) {
- CHK_ERROR( Write16(state,
- EC_VD_REG_SET_CODERATE__A,
- EC_VD_REG_SET_CODERATE_C5_6,
- 0x0000 ) );
+ CHK_ERROR(Write16(state,
+ EC_VD_REG_SET_CODERATE__A,
+ EC_VD_REG_SET_CODERATE_C5_6,
+ 0x0000));
}
break;
- case FEC_7_8 :
+ case FEC_7_8:
transmissionParams |= SC_RA_RAM_OP_PARAM_RATE_7_8;
if (state->type_A) {
- CHK_ERROR( Write16(state,
- EC_VD_REG_SET_CODERATE__A,
- EC_VD_REG_SET_CODERATE_C7_8,
- 0x0000 ) );
+ CHK_ERROR(Write16(state,
+ EC_VD_REG_SET_CODERATE__A,
+ EC_VD_REG_SET_CODERATE_C7_8,
+ 0x0000));
}
break;
}
- CHK_ERROR( status );
+ CHK_ERROR(status);
/* First determine real bandwidth (Hz) */
/* Also set delay for impulse noise cruncher (only A2) */
by SC for fix for some 8K,1/8 guard but is restored by
InitEC and ResetEC
functions */
- switch( p->bandwidth )
- {
+ switch (p->bandwidth) {
case BANDWIDTH_AUTO:
case BANDWIDTH_8_MHZ:
/* (64/7)*(8/8)*1000000 */
bandwidthParam = 0;
status = Write16(state,
- FE_AG_REG_IND_DEL__A , 50 , 0x0000 );
+ FE_AG_REG_IND_DEL__A, 50, 0x0000);
break;
case BANDWIDTH_7_MHZ:
/* (64/7)*(7/8)*1000000 */
bandwidth = DRXD_BANDWIDTH_7MHZ_IN_HZ;
- bandwidthParam =0x4807; /*binary:0100 1000 0000 0111 */
+ bandwidthParam = 0x4807; /*binary:0100 1000 0000 0111 */
status = Write16(state,
- FE_AG_REG_IND_DEL__A , 59 , 0x0000 );
+ FE_AG_REG_IND_DEL__A, 59, 0x0000);
break;
case BANDWIDTH_6_MHZ:
/* (64/7)*(6/8)*1000000 */
bandwidth = DRXD_BANDWIDTH_6MHZ_IN_HZ;
- bandwidthParam =0x0F07; /*binary: 0000 1111 0000 0111*/
+ bandwidthParam = 0x0F07; /*binary: 0000 1111 0000 0111 */
status = Write16(state,
- FE_AG_REG_IND_DEL__A , 71 , 0x0000 );
+ FE_AG_REG_IND_DEL__A, 71, 0x0000);
break;
}
- CHK_ERROR( status );
+ CHK_ERROR(status);
- CHK_ERROR( Write16(state,
- SC_RA_RAM_BAND__A, bandwidthParam, 0x0000));
+ CHK_ERROR(Write16(state,
+ SC_RA_RAM_BAND__A, bandwidthParam, 0x0000));
{
u16 sc_config;
/* enable SLAVE mode in 2k 1/32 to
prevent timing change glitches */
- if ( (p->transmission_mode==TRANSMISSION_MODE_2K) &&
- (p->guard_interval==GUARD_INTERVAL_1_32) ) {
+ if ((p->transmission_mode == TRANSMISSION_MODE_2K) &&
+ (p->guard_interval == GUARD_INTERVAL_1_32)) {
/* enable slave */
sc_config |= SC_RA_RAM_CONFIG_SLAVE__M;
} else {
/* disable slave */
sc_config &= ~SC_RA_RAM_CONFIG_SLAVE__M;
}
- CHK_ERROR( Write16(state,
- SC_RA_RAM_CONFIG__A, sc_config,0 ));
+ CHK_ERROR(Write16(state,
+ SC_RA_RAM_CONFIG__A, sc_config, 0));
}
- CHK_ERROR( SetCfgNoiseCalibration(state, &state->noise_cal));
+ CHK_ERROR(SetCfgNoiseCalibration(state, &state->noise_cal));
- if (state->cscd_state == CSCD_INIT )
- {
+ if (state->cscd_state == CSCD_INIT) {
/* switch on SRMM scan in SC */
- CHK_ERROR( Write16(state,
- SC_RA_RAM_SAMPLE_RATE_COUNT__A,
- DRXD_OSCDEV_DO_SCAN, 0x0000 ));
+ CHK_ERROR(Write16(state,
+ SC_RA_RAM_SAMPLE_RATE_COUNT__A,
+ DRXD_OSCDEV_DO_SCAN, 0x0000));
/* CHK_ERROR( Write16( SC_RA_RAM_SAMPLE_RATE_STEP__A,
DRXD_OSCDEV_STEP , 0x0000 ));*/
state->cscd_state = CSCD_SET;
}
-
/* Now compute FE_IF_REG_INCR */
/*((( SysFreq/BandWidth)/2)/2) -1) * 2^23) =>
- ((SysFreq / BandWidth) * (2^21) ) - (2^23)*/
- feIfIncr = MulDiv32(state->sys_clock_freq*1000,
- ( 1ULL<< 21 ), bandwidth) - (1<<23) ;
- CHK_ERROR( Write16(state,
- FE_IF_REG_INCR0__A,
- (u16)(feIfIncr & FE_IF_REG_INCR0__M ),
- 0x0000) );
- CHK_ERROR( Write16(state,
- FE_IF_REG_INCR1__A,
- (u16)((feIfIncr >> FE_IF_REG_INCR0__W) &
- FE_IF_REG_INCR1__M ), 0x0000) );
+ ((SysFreq / BandWidth) * (2^21) ) - (2^23) */
+ feIfIncr = MulDiv32(state->sys_clock_freq * 1000,
+ (1ULL << 21), bandwidth) - (1 << 23);
+ CHK_ERROR(Write16(state,
+ FE_IF_REG_INCR0__A,
+ (u16) (feIfIncr & FE_IF_REG_INCR0__M),
+ 0x0000));
+ CHK_ERROR(Write16(state,
+ FE_IF_REG_INCR1__A,
+ (u16) ((feIfIncr >> FE_IF_REG_INCR0__W) &
+ FE_IF_REG_INCR1__M), 0x0000));
/* Bandwidth setting done */
/* Mirror & frequency offset */
/* Start SC, write channel settings to SC */
/* Enable SC after setting all other parameters */
- CHK_ERROR( Write16(state, SC_COMM_STATE__A, 0, 0x0000));
- CHK_ERROR( Write16(state, SC_COMM_EXEC__A, 1, 0x0000));
+ CHK_ERROR(Write16(state, SC_COMM_STATE__A, 0, 0x0000));
+ CHK_ERROR(Write16(state, SC_COMM_EXEC__A, 1, 0x0000));
/* Write SC parameter registers, operation mode */
#if 1
- operationMode =( SC_RA_RAM_OP_AUTO_MODE__M |
- SC_RA_RAM_OP_AUTO_GUARD__M |
- SC_RA_RAM_OP_AUTO_CONST__M |
- SC_RA_RAM_OP_AUTO_HIER__M |
- SC_RA_RAM_OP_AUTO_RATE__M );
+ operationMode = (SC_RA_RAM_OP_AUTO_MODE__M |
+ SC_RA_RAM_OP_AUTO_GUARD__M |
+ SC_RA_RAM_OP_AUTO_CONST__M |
+ SC_RA_RAM_OP_AUTO_HIER__M |
+ SC_RA_RAM_OP_AUTO_RATE__M);
#endif
- CHK_ERROR( SC_SetPrefParamCommand(state, 0x0000,
- transmissionParams,
- operationMode) );
+ CHK_ERROR(SC_SetPrefParamCommand(state, 0x0000,
+ transmissionParams,
+ operationMode));
/* Start correct processes to get in lock */
- CHK_ERROR( SC_ProcStartCommand(state, SC_RA_RAM_PROC_LOCKTRACK,
- SC_RA_RAM_SW_EVENT_RUN_NMASK__M,
- SC_RA_RAM_LOCKTRACK_MIN) );
+ CHK_ERROR(SC_ProcStartCommand(state, SC_RA_RAM_PROC_LOCKTRACK,
+ SC_RA_RAM_SW_EVENT_RUN_NMASK__M,
+ SC_RA_RAM_LOCKTRACK_MIN));
- CHK_ERROR( StartOC(state) );
+ CHK_ERROR(StartOC(state));
- if( state->operation_mode != OM_Default ) {
+ if (state->operation_mode != OM_Default) {
CHK_ERROR(StartDiversity(state));
}
state->drxd_state = DRXD_STARTED;
- } while(0);
+ } while (0);
return status;
}
static int CDRXD(struct drxd_state *state, u32 IntermediateFrequency)
{
u32 ulRfAgcOutputLevel = 0xffffffff;
- u32 ulRfAgcSettleLevel = 528; /* Optimum value for MT2060 */
- u32 ulRfAgcMinLevel = 0; /* Currently unused */
- u32 ulRfAgcMaxLevel = DRXD_FE_CTRL_MAX; /* Currently unused */
- u32 ulRfAgcSpeed = 0; /* Currently unused */
- u32 ulRfAgcMode = 0;/*2; Off */
- u32 ulRfAgcR1 = 820;
+ u32 ulRfAgcSettleLevel = 528; /* Optimum value for MT2060 */
+ u32 ulRfAgcMinLevel = 0; /* Currently unused */
+ u32 ulRfAgcMaxLevel = DRXD_FE_CTRL_MAX; /* Currently unused */
+ u32 ulRfAgcSpeed = 0; /* Currently unused */
+ u32 ulRfAgcMode = 0; /*2; Off */
+ u32 ulRfAgcR1 = 820;
u32 ulRfAgcR2 = 2200;
- u32 ulRfAgcR3 = 150;
- u32 ulIfAgcMode = 0; /* Auto */
+ u32 ulRfAgcR3 = 150;
+ u32 ulIfAgcMode = 0; /* Auto */
u32 ulIfAgcOutputLevel = 0xffffffff;
u32 ulIfAgcSettleLevel = 0xffffffff;
u32 ulIfAgcMinLevel = 0xffffffff;
u32 ulIfAgcMaxLevel = 0xffffffff;
u32 ulIfAgcSpeed = 0xffffffff;
- u32 ulIfAgcR1 = 820;
+ u32 ulIfAgcR1 = 820;
u32 ulIfAgcR2 = 2200;
- u32 ulIfAgcR3 = 150;
+ u32 ulIfAgcR3 = 150;
u32 ulClock = state->config.clock;
u32 ulSerialMode = 0;
- u32 ulEcOcRegOcModeLop = 4; /* Dynamic DTO source */
+ u32 ulEcOcRegOcModeLop = 4; /* Dynamic DTO source */
u32 ulHiI2cDelay = HI_I2C_DELAY;
u32 ulHiI2cBridgeDelay = HI_I2C_BRIDGE_DELAY;
u32 ulHiI2cPatch = 0;
- u32 ulEnvironment = APPENV_PORTABLE;
+ u32 ulEnvironment = APPENV_PORTABLE;
u32 ulEnvironmentDiversity = APPENV_MOBILE;
u32 ulIFFilter = IFFILTER_SAW;
- state->if_agc_cfg.ctrlMode = AGC_CTRL_AUTO;
+ state->if_agc_cfg.ctrlMode = AGC_CTRL_AUTO;
state->if_agc_cfg.outputLevel = 0;
state->if_agc_cfg.settleLevel = 140;
state->if_agc_cfg.minOutputLevel = 0;
state->if_agc_cfg.maxOutputLevel = 1023;
state->if_agc_cfg.speed = 904;
- if( ulIfAgcMode == 1 && ulIfAgcOutputLevel <= DRXD_FE_CTRL_MAX )
- {
- state->if_agc_cfg.ctrlMode = AGC_CTRL_USER;
- state->if_agc_cfg.outputLevel = (u16)(ulIfAgcOutputLevel);
+ if (ulIfAgcMode == 1 && ulIfAgcOutputLevel <= DRXD_FE_CTRL_MAX) {
+ state->if_agc_cfg.ctrlMode = AGC_CTRL_USER;
+ state->if_agc_cfg.outputLevel = (u16) (ulIfAgcOutputLevel);
}
- if( ulIfAgcMode == 0 &&
+ if (ulIfAgcMode == 0 &&
ulIfAgcSettleLevel <= DRXD_FE_CTRL_MAX &&
ulIfAgcMinLevel <= DRXD_FE_CTRL_MAX &&
ulIfAgcMaxLevel <= DRXD_FE_CTRL_MAX &&
- ulIfAgcSpeed <= DRXD_FE_CTRL_MAX
- )
- {
- state->if_agc_cfg.ctrlMode = AGC_CTRL_AUTO;
- state->if_agc_cfg.settleLevel = (u16)(ulIfAgcSettleLevel);
- state->if_agc_cfg.minOutputLevel = (u16)(ulIfAgcMinLevel);
- state->if_agc_cfg.maxOutputLevel = (u16)(ulIfAgcMaxLevel);
- state->if_agc_cfg.speed = (u16)(ulIfAgcSpeed);
+ ulIfAgcSpeed <= DRXD_FE_CTRL_MAX) {
+ state->if_agc_cfg.ctrlMode = AGC_CTRL_AUTO;
+ state->if_agc_cfg.settleLevel = (u16) (ulIfAgcSettleLevel);
+ state->if_agc_cfg.minOutputLevel = (u16) (ulIfAgcMinLevel);
+ state->if_agc_cfg.maxOutputLevel = (u16) (ulIfAgcMaxLevel);
+ state->if_agc_cfg.speed = (u16) (ulIfAgcSpeed);
}
- state->if_agc_cfg.R1 = (u16)(ulIfAgcR1);
- state->if_agc_cfg.R2 = (u16)(ulIfAgcR2);
- state->if_agc_cfg.R3 = (u16)(ulIfAgcR3);
+ state->if_agc_cfg.R1 = (u16) (ulIfAgcR1);
+ state->if_agc_cfg.R2 = (u16) (ulIfAgcR2);
+ state->if_agc_cfg.R3 = (u16) (ulIfAgcR3);
- state->rf_agc_cfg.R1 = (u16)(ulRfAgcR1);
- state->rf_agc_cfg.R2 = (u16)(ulRfAgcR2);
- state->rf_agc_cfg.R3 = (u16)(ulRfAgcR3);
+ state->rf_agc_cfg.R1 = (u16) (ulRfAgcR1);
+ state->rf_agc_cfg.R2 = (u16) (ulRfAgcR2);
+ state->rf_agc_cfg.R3 = (u16) (ulRfAgcR3);
- state->rf_agc_cfg.ctrlMode = AGC_CTRL_AUTO;
+ state->rf_agc_cfg.ctrlMode = AGC_CTRL_AUTO;
/* rest of the RFAgcCfg structure currently unused */
- if (ulRfAgcMode==1 && ulRfAgcOutputLevel<=DRXD_FE_CTRL_MAX) {
- state->rf_agc_cfg.ctrlMode = AGC_CTRL_USER;
- state->rf_agc_cfg.outputLevel = (u16)(ulRfAgcOutputLevel);
+ if (ulRfAgcMode == 1 && ulRfAgcOutputLevel <= DRXD_FE_CTRL_MAX) {
+ state->rf_agc_cfg.ctrlMode = AGC_CTRL_USER;
+ state->rf_agc_cfg.outputLevel = (u16) (ulRfAgcOutputLevel);
}
- if( ulRfAgcMode == 0 &&
+ if (ulRfAgcMode == 0 &&
ulRfAgcSettleLevel <= DRXD_FE_CTRL_MAX &&
ulRfAgcMinLevel <= DRXD_FE_CTRL_MAX &&
ulRfAgcMaxLevel <= DRXD_FE_CTRL_MAX &&
- ulRfAgcSpeed <= DRXD_FE_CTRL_MAX
- )
- {
- state->rf_agc_cfg.ctrlMode = AGC_CTRL_AUTO;
- state->rf_agc_cfg.settleLevel = (u16)(ulRfAgcSettleLevel);
- state->rf_agc_cfg.minOutputLevel = (u16)(ulRfAgcMinLevel);
- state->rf_agc_cfg.maxOutputLevel = (u16)(ulRfAgcMaxLevel);
- state->rf_agc_cfg.speed = (u16)(ulRfAgcSpeed);
+ ulRfAgcSpeed <= DRXD_FE_CTRL_MAX) {
+ state->rf_agc_cfg.ctrlMode = AGC_CTRL_AUTO;
+ state->rf_agc_cfg.settleLevel = (u16) (ulRfAgcSettleLevel);
+ state->rf_agc_cfg.minOutputLevel = (u16) (ulRfAgcMinLevel);
+ state->rf_agc_cfg.maxOutputLevel = (u16) (ulRfAgcMaxLevel);
+ state->rf_agc_cfg.speed = (u16) (ulRfAgcSpeed);
}
- if( ulRfAgcMode == 2 )
- {
- state->rf_agc_cfg.ctrlMode = AGC_CTRL_OFF;
+ if (ulRfAgcMode == 2) {
+ state->rf_agc_cfg.ctrlMode = AGC_CTRL_OFF;
}
if (ulEnvironment <= 2)
- state->app_env_default = (enum app_env)
- (ulEnvironment);
+ state->app_env_default = (enum app_env)
+ (ulEnvironment);
if (ulEnvironmentDiversity <= 2)
state->app_env_diversity = (enum app_env)
- (ulEnvironmentDiversity);
+ (ulEnvironmentDiversity);
- if( ulIFFilter == IFFILTER_DISCRETE )
- {
+ if (ulIFFilter == IFFILTER_DISCRETE) {
/* discrete filter */
- state->noise_cal.cpOpt = 0;
- state->noise_cal.cpNexpOfs = 40;
- state->noise_cal.tdCal2k = -40;
- state->noise_cal.tdCal8k = -24;
+ state->noise_cal.cpOpt = 0;
+ state->noise_cal.cpNexpOfs = 40;
+ state->noise_cal.tdCal2k = -40;
+ state->noise_cal.tdCal8k = -24;
} else {
/* SAW filter */
- state->noise_cal.cpOpt = 1;
- state->noise_cal.cpNexpOfs = 0;
- state->noise_cal.tdCal2k = -21;
- state->noise_cal.tdCal8k = -24;
+ state->noise_cal.cpOpt = 1;
+ state->noise_cal.cpNexpOfs = 0;
+ state->noise_cal.tdCal2k = -21;
+ state->noise_cal.tdCal8k = -24;
}
- state->m_EcOcRegOcModeLop = (u16)(ulEcOcRegOcModeLop);
-
- state->chip_adr = (state->config.demod_address<<1)|1;
- switch( ulHiI2cPatch )
- {
- case 1 : state->m_HiI2cPatch = DRXD_HiI2cPatch_1; break;
- case 3 : state->m_HiI2cPatch = DRXD_HiI2cPatch_3; break;
+ state->m_EcOcRegOcModeLop = (u16) (ulEcOcRegOcModeLop);
+
+ state->chip_adr = (state->config.demod_address << 1) | 1;
+ switch (ulHiI2cPatch) {
+ case 1:
+ state->m_HiI2cPatch = DRXD_HiI2cPatch_1;
+ break;
+ case 3:
+ state->m_HiI2cPatch = DRXD_HiI2cPatch_3;
+ break;
default:
state->m_HiI2cPatch = NULL;
}
/* modify tuner and clock attributes */
- state->intermediate_freq = (u16)(IntermediateFrequency/1000);
+ state->intermediate_freq = (u16) (IntermediateFrequency / 1000);
/* expected system clock frequency in kHz */
state->expected_sys_clock_freq = 48000;
/* real system clock frequency in kHz */
state->sys_clock_freq = 48000;
- state->osc_clock_freq = (u16) ulClock;
+ state->osc_clock_freq = (u16) ulClock;
state->osc_clock_deviation = 0;
state->cscd_state = CSCD_INIT;
state->drxd_state = DRXD_UNINITIALIZED;
- state->PGA=0;
- state->type_A=0;
- state->tuner_mirrors=0;
+ state->PGA = 0;
+ state->type_A = 0;
+ state->tuner_mirrors = 0;
/* modify MPEG output attributes */
state->insert_rs_byte = state->config.insert_rs_byte;
/* Timing div, 250ns/Psys */
/* Timing div, = ( delay (nano seconds) * sysclk (kHz) )/ 1000 */
- state->hi_cfg_timing_div = (u16)((state->sys_clock_freq/1000)*
- ulHiI2cDelay)/1000 ;
+ state->hi_cfg_timing_div = (u16) ((state->sys_clock_freq / 1000) *
+ ulHiI2cDelay) / 1000;
/* Bridge delay, uses oscilator clock */
/* Delay = ( delay (nano seconds) * oscclk (kHz) )/ 1000 */
- state->hi_cfg_bridge_delay = (u16)((state->osc_clock_freq/1000) *
- ulHiI2cBridgeDelay)/1000 ;
+ state->hi_cfg_bridge_delay = (u16) ((state->osc_clock_freq / 1000) *
+ ulHiI2cBridgeDelay) / 1000;
state->m_FeAgRegAgPwd = DRXD_DEF_AG_PWD_CONSUMER;
/* state->m_FeAgRegAgPwd = DRXD_DEF_AG_PWD_PRO; */
return 0;
}
-int DRXD_init(struct drxd_state *state, const u8 *fw, u32 fw_size)
+int DRXD_init(struct drxd_state *state, const u8 * fw, u32 fw_size)
{
- int status=0;
+ int status = 0;
u32 driverVersion;
if (state->init_done)
do {
state->operation_mode = OM_Default;
- CHK_ERROR( SetDeviceTypeId(state) );
+ CHK_ERROR(SetDeviceTypeId(state));
/* Apply I2c address patch to B1 */
- if( !state->type_A && state->m_HiI2cPatch != NULL )
+ if (!state->type_A && state->m_HiI2cPatch != NULL)
CHK_ERROR(WriteTable(state, state->m_HiI2cPatch));
if (state->type_A) {
CHK_ERROR(Write16(state, 0x43012D, 0x047f, 0));
}
- CHK_ERROR( HI_ResetCommand(state));
+ CHK_ERROR(HI_ResetCommand(state));
CHK_ERROR(StopAllProcessors(state));
CHK_ERROR(InitCC(state));
if (state->config.osc_deviation)
state->osc_clock_deviation =
- state->config.osc_deviation(state->priv,
- 0, 0);
+ state->config.osc_deviation(state->priv, 0, 0);
{
/* Handle clock deviation */
s32 devB;
- s32 devA = (s32)(state->osc_clock_deviation) *
- (s32)(state->expected_sys_clock_freq);
+ s32 devA = (s32) (state->osc_clock_deviation) *
+ (s32) (state->expected_sys_clock_freq);
/* deviation in kHz */
- s32 deviation = ( devA /(1000000L));
+ s32 deviation = (devA / (1000000L));
/* rounding, signed */
- if ( devA > 0 )
- devB=(2);
+ if (devA > 0)
+ devB = (2);
else
- devB=(-2);
- if ( (devB*(devA%1000000L)>1000000L ) )
- {
+ devB = (-2);
+ if ((devB * (devA % 1000000L) > 1000000L)) {
/* add +1 or -1 */
- deviation += (devB/2);
+ deviation += (devB / 2);
}
- state->sys_clock_freq=(u16)((state->
- expected_sys_clock_freq)+
- deviation);
+ state->sys_clock_freq =
+ (u16) ((state->expected_sys_clock_freq) +
+ deviation);
}
CHK_ERROR(InitHI(state));
CHK_ERROR(InitAtomicRead(state));
if (state->PGA) {
state->m_FeAgRegAgPwd = DRXD_DEF_AG_PWD_PRO;
- SetCfgPga(state, 0); /* PGA = 0 dB */
+ SetCfgPga(state, 0); /* PGA = 0 dB */
} else {
state->m_FeAgRegAgPwd = DRXD_DEF_AG_PWD_CONSUMER;
}
CHK_ERROR(Write16(state, SC_COMM_EXEC__A,
SC_COMM_EXEC_CTL_STOP, 0));
CHK_ERROR(Write16(state, LC_COMM_EXEC__A,
- SC_COMM_EXEC_CTL_STOP, 0 ));
-
+ SC_COMM_EXEC_CTL_STOP, 0));
- driverVersion = (((VERSION_MAJOR/10) << 4) +
- (VERSION_MAJOR%10)) << 24;
- driverVersion += (((VERSION_MINOR/10) << 4) +
- (VERSION_MINOR%10)) << 16;
- driverVersion += ((VERSION_PATCH/1000)<<12) +
- ((VERSION_PATCH/100)<<8) +
- ((VERSION_PATCH/10 )<< 4) +
- (VERSION_PATCH%10 );
+ driverVersion = (((VERSION_MAJOR / 10) << 4) +
+ (VERSION_MAJOR % 10)) << 24;
+ driverVersion += (((VERSION_MINOR / 10) << 4) +
+ (VERSION_MINOR % 10)) << 16;
+ driverVersion += ((VERSION_PATCH / 1000) << 12) +
+ ((VERSION_PATCH / 100) << 8) +
+ ((VERSION_PATCH / 10) << 4) + (VERSION_PATCH % 10);
CHK_ERROR(Write32(state, SC_RA_RAM_DRIVER_VERSION__AX,
- driverVersion,0 ));
+ driverVersion, 0));
- CHK_ERROR( StopOC(state) );
+ CHK_ERROR(StopOC(state));
state->drxd_state = DRXD_STOPPED;
- state->init_done=1;
- status=0;
+ state->init_done = 1;
+ status = 0;
} while (0);
return status;
}
-int DRXD_status(struct drxd_state *state, u32 *pLockStatus)
+int DRXD_status(struct drxd_state *state, u32 * pLockStatus)
{
DRX_GetLockStatus(state, pLockStatus);
- /*if (*pLockStatus&DRX_LOCK_MPEG)*/
- if (*pLockStatus&DRX_LOCK_FEC) {
+ /*if (*pLockStatus&DRX_LOCK_MPEG) */
+ if (*pLockStatus & DRX_LOCK_FEC) {
ConfigureMPEGOutput(state, 1);
/* Get status again, in case we have MPEG lock now */
- /*DRX_GetLockStatus(state, pLockStatus);*/
+ /*DRX_GetLockStatus(state, pLockStatus); */
}
return 0;
/****************************************************************************/
/****************************************************************************/
-static int drxd_read_signal_strength(struct dvb_frontend *fe,
- u16 *strength)
+static int drxd_read_signal_strength(struct dvb_frontend *fe, u16 * strength)
{
struct drxd_state *state = fe->demodulator_priv;
u32 value;
int res;
- res=ReadIFAgc(state, &value);
- if (res<0)
- *strength=0;
+ res = ReadIFAgc(state, &value);
+ if (res < 0)
+ *strength = 0;
else
- *strength=0xffff-(value<<4);
+ *strength = 0xffff - (value << 4);
return 0;
}
-
-static int drxd_read_status(struct dvb_frontend *fe, fe_status_t *status)
+static int drxd_read_status(struct dvb_frontend *fe, fe_status_t * status)
{
struct drxd_state *state = fe->demodulator_priv;
u32 lock;
DRXD_status(state, &lock);
- *status=0;
+ *status = 0;
/* No MPEG lock in V255 firmware, bug ? */
#if 1
- if (lock&DRX_LOCK_MPEG)
- *status|=FE_HAS_LOCK;
+ if (lock & DRX_LOCK_MPEG)
+ *status |= FE_HAS_LOCK;
#else
- if (lock&DRX_LOCK_FEC)
- *status|=FE_HAS_LOCK;
+ if (lock & DRX_LOCK_FEC)
+ *status |= FE_HAS_LOCK;
#endif
- if (lock&DRX_LOCK_FEC)
- *status|=FE_HAS_VITERBI|FE_HAS_SYNC;
- if (lock&DRX_LOCK_DEMOD)
- *status|=FE_HAS_CARRIER|FE_HAS_SIGNAL;
+ if (lock & DRX_LOCK_FEC)
+ *status |= FE_HAS_VITERBI | FE_HAS_SYNC;
+ if (lock & DRX_LOCK_DEMOD)
+ *status |= FE_HAS_CARRIER | FE_HAS_SIGNAL;
return 0;
}
static int drxd_init(struct dvb_frontend *fe)
{
- struct drxd_state *state=fe->demodulator_priv;
- int err=0;
+ struct drxd_state *state = fe->demodulator_priv;
+ int err = 0;
/* if (request_firmware(&state->fw, "drxd.fw", state->dev)<0) */
- return DRXD_init(state, 0, 0);
+ return DRXD_init(state, 0, 0);
- err=DRXD_init(state, state->fw->data, state->fw->size);
+ err = DRXD_init(state, state->fw->data, state->fw->size);
release_firmware(state->fw);
return err;
}
int drxd_config_i2c(struct dvb_frontend *fe, int onoff)
{
- struct drxd_state *state=fe->demodulator_priv;
+ struct drxd_state *state = fe->demodulator_priv;
if (state->config.disable_i2c_gate_ctrl == 1)
return 0;
}
static int drxd_get_tune_settings(struct dvb_frontend *fe,
- struct dvb_frontend_tune_settings *sets)
+ struct dvb_frontend_tune_settings *sets)
{
- sets->min_delay_ms=10000;
- sets->max_drift=0;
- sets->step_size=0;
+ sets->min_delay_ms = 10000;
+ sets->max_drift = 0;
+ sets->step_size = 0;
return 0;
}
-static int drxd_read_ber(struct dvb_frontend *fe, u32 *ber)
+static int drxd_read_ber(struct dvb_frontend *fe, u32 * ber)
{
*ber = 0;
return 0;
}
-static int drxd_read_snr(struct dvb_frontend *fe, u16 *snr)
+static int drxd_read_snr(struct dvb_frontend *fe, u16 * snr)
{
- *snr=0;
+ *snr = 0;
return 0;
}
-static int drxd_read_ucblocks(struct dvb_frontend *fe, u32 *ucblocks)
+static int drxd_read_ucblocks(struct dvb_frontend *fe, u32 * ucblocks)
{
- *ucblocks=0;
+ *ucblocks = 0;
return 0;
}
-static int drxd_sleep(struct dvb_frontend* fe)
+static int drxd_sleep(struct dvb_frontend *fe)
{
- struct drxd_state *state=fe->demodulator_priv;
+ struct drxd_state *state = fe->demodulator_priv;
ConfigureMPEGOutput(state, 0);
return 0;
}
static int drxd_get_frontend(struct dvb_frontend *fe,
- struct dvb_frontend_parameters *param)
+ struct dvb_frontend_parameters *param)
{
return 0;
}
-static int drxd_i2c_gate_ctrl(struct dvb_frontend* fe, int enable)
+static int drxd_i2c_gate_ctrl(struct dvb_frontend *fe, int enable)
{
return drxd_config_i2c(fe, enable);
}
static int drxd_set_frontend(struct dvb_frontend *fe,
- struct dvb_frontend_parameters *param)
+ struct dvb_frontend_parameters *param)
{
- struct drxd_state *state=fe->demodulator_priv;
- s32 off=0;
+ struct drxd_state *state = fe->demodulator_priv;
+ s32 off = 0;
- state->param=*param;
+ state->param = *param;
DRX_Stop(state);
if (fe->ops.tuner_ops.set_params) {
if (state->config.pll_set &&
state->config.pll_set(state->priv, param,
state->config.pll_address,
- state->config.demoda_address,
- &off)<0) {
+ state->config.demoda_address, &off) < 0) {
printk("Error in pll_set\n");
return -1;
}
return DRX_Start(state, off);
}
-
static void drxd_release(struct dvb_frontend *fe)
{
struct drxd_state *state = fe->demodulator_priv;
static struct dvb_frontend_ops drxd_ops = {
.info = {
- .name = "Micronas DRXD DVB-T",
- .type = FE_OFDM,
- .frequency_min = 47125000,
- .frequency_max = 855250000,
- .frequency_stepsize = 166667,
- .frequency_tolerance = 0,
- .caps = FE_CAN_FEC_1_2 | FE_CAN_FEC_2_3 |
- FE_CAN_FEC_3_4 | FE_CAN_FEC_5_6 | FE_CAN_FEC_7_8 |
- FE_CAN_FEC_AUTO |
- FE_CAN_QAM_16 | FE_CAN_QAM_64 |
- FE_CAN_QAM_AUTO |
- FE_CAN_TRANSMISSION_MODE_AUTO |
- FE_CAN_GUARD_INTERVAL_AUTO |
- FE_CAN_HIERARCHY_AUTO | FE_CAN_RECOVER |
- FE_CAN_MUTE_TS
- },
+ .name = "Micronas DRXD DVB-T",
+ .type = FE_OFDM,
+ .frequency_min = 47125000,
+ .frequency_max = 855250000,
+ .frequency_stepsize = 166667,
+ .frequency_tolerance = 0,
+ .caps = FE_CAN_FEC_1_2 | FE_CAN_FEC_2_3 |
+ FE_CAN_FEC_3_4 | FE_CAN_FEC_5_6 | FE_CAN_FEC_7_8 |
+ FE_CAN_FEC_AUTO |
+ FE_CAN_QAM_16 | FE_CAN_QAM_64 |
+ FE_CAN_QAM_AUTO |
+ FE_CAN_TRANSMISSION_MODE_AUTO |
+ FE_CAN_GUARD_INTERVAL_AUTO |
+ FE_CAN_HIERARCHY_AUTO | FE_CAN_RECOVER | FE_CAN_MUTE_TS},
.release = drxd_release,
.init = drxd_init,
{
struct drxd_state *state = NULL;
- state=kmalloc(sizeof(struct drxd_state), GFP_KERNEL);
+ state = kmalloc(sizeof(struct drxd_state), GFP_KERNEL);
if (!state)
return NULL;
memset(state, 0, sizeof(*state));
memcpy(&state->ops, &drxd_ops, sizeof(struct dvb_frontend_ops));
- state->dev=dev;
- state->config=*config;
- state->i2c=i2c;
- state->priv=priv;
+ state->dev = dev;
+ state->config = *config;
+ state->i2c = i2c;
+ state->priv = priv;
sema_init(&state->mutex, 1);
- if (Read16(state, 0, 0, 0)<0)
+ if (Read16(state, 0, 0, 0) < 0)
goto error;
#if LINUX_VERSION_CODE < KERNEL_VERSION(2,6,18)
- state->frontend.ops=&state->ops;
+ state->frontend.ops = &state->ops;
#else
memcpy(&state->frontend.ops, &drxd_ops,
sizeof(struct dvb_frontend_ops));
#endif
- state->frontend.demodulator_priv=state;
+ state->frontend.demodulator_priv = state;
ConfigureMPEGOutput(state, 0);
return &state->frontend;
#ifndef __DRX3973D_MAP__H__
#define __DRX3973D_MAP__H__
-#ifdef __cplusplus
-extern "C" {
-#endif
-
#define HI_SID 0x10
-
-
-
-
#define HI_COMM_EXEC__A 0x400000
#define HI_COMM_EXEC__W 3
#define HI_COMM_EXEC__M 0x7
#define HI_COMM_INT_MSK__W 16
#define HI_COMM_INT_MSK__M 0xFFFF
-
-
-
-
-
#define HI_CT_REG_COMM_EXEC__A 0x410000
#define HI_CT_REG_COMM_EXEC__W 3
#define HI_CT_REG_COMM_EXEC__M 0x7
#define HI_CT_REG_COMM_EXEC_CTL_HOLD 0x2
#define HI_CT_REG_COMM_EXEC_CTL_STEP 0x3
-
#define HI_CT_REG_COMM_STATE__A 0x410001
#define HI_CT_REG_COMM_STATE__W 10
#define HI_CT_REG_COMM_STATE__M 0x3FF
#define HI_CT_REG_COMM_SERVICE1_HI__W 1
#define HI_CT_REG_COMM_SERVICE1_HI__M 0x1
-
#define HI_CT_REG_COMM_INT_STA__A 0x410007
#define HI_CT_REG_COMM_INT_STA__W 1
#define HI_CT_REG_COMM_INT_STA__M 0x1
#define HI_CT_REG_COMM_INT_STA_REQUEST__W 1
#define HI_CT_REG_COMM_INT_STA_REQUEST__M 0x1
-
#define HI_CT_REG_COMM_INT_MSK__A 0x410008
#define HI_CT_REG_COMM_INT_MSK__W 1
#define HI_CT_REG_COMM_INT_MSK__M 0x1
#define HI_CT_REG_COMM_INT_MSK_REQUEST__W 1
#define HI_CT_REG_COMM_INT_MSK_REQUEST__M 0x1
-
-
-
#define HI_CT_REG_CTL_STK__AX 0x410010
#define HI_CT_REG_CTL_STK__XSZ 4
#define HI_CT_REG_CTL_STK__W 10
#define HI_CT_REG_CTL_BPT__W 10
#define HI_CT_REG_CTL_BPT__M 0x3FF
-
-
-
-
-
#define HI_RA_RAM_SLV0_FLG_SMM__A 0x420010
#define HI_RA_RAM_SLV0_FLG_SMM__W 1
#define HI_RA_RAM_SLV0_FLG_SMM__M 0x1
#define HI_RA_RAM_SLV0_FLG_SMM_MULTI 0x0
#define HI_RA_RAM_SLV0_FLG_SMM_SINGLE 0x1
-
#define HI_RA_RAM_SLV0_DEV_ID__A 0x420011
#define HI_RA_RAM_SLV0_DEV_ID__W 7
#define HI_RA_RAM_SLV0_DEV_ID__M 0x7F
#define HI_RA_RAM_SLV0_FLG_CRC_CONTINUE 0x0
#define HI_RA_RAM_SLV0_FLG_CRC_RESTART 0x1
-
#define HI_RA_RAM_SLV0_FLG_ACC__A 0x420013
#define HI_RA_RAM_SLV0_FLG_ACC__W 3
#define HI_RA_RAM_SLV0_FLG_ACC__M 0x7
#define HI_RA_RAM_SLV0_FLG_ACC_BRC_NORMAL 0x0
#define HI_RA_RAM_SLV0_FLG_ACC_BRC_BROADCAST 0x4
-
#define HI_RA_RAM_SLV0_STATE__A 0x420014
#define HI_RA_RAM_SLV0_STATE__W 1
#define HI_RA_RAM_SLV0_STATE__M 0x1
#define HI_RA_RAM_SLV0_STATE_ADDRESS 0x0
#define HI_RA_RAM_SLV0_STATE_DATA 0x1
-
#define HI_RA_RAM_SLV0_BLK_BNK__A 0x420015
#define HI_RA_RAM_SLV0_BLK_BNK__W 12
#define HI_RA_RAM_SLV0_BLK_BNK__M 0xFFF
#define HI_RA_RAM_SLV0_BLK_BNK_BLK__W 6
#define HI_RA_RAM_SLV0_BLK_BNK_BLK__M 0xFC0
-
#define HI_RA_RAM_SLV0_ADDR__A 0x420016
#define HI_RA_RAM_SLV0_ADDR__W 16
#define HI_RA_RAM_SLV0_ADDR__M 0xFFFF
#define HI_RA_RAM_SLV0_READBACK__W 16
#define HI_RA_RAM_SLV0_READBACK__M 0xFFFF
-
-
-
#define HI_RA_RAM_SLV1_FLG_SMM__A 0x420020
#define HI_RA_RAM_SLV1_FLG_SMM__W 1
#define HI_RA_RAM_SLV1_FLG_SMM__M 0x1
#define HI_RA_RAM_SLV1_FLG_SMM_MULTI 0x0
#define HI_RA_RAM_SLV1_FLG_SMM_SINGLE 0x1
-
#define HI_RA_RAM_SLV1_DEV_ID__A 0x420021
#define HI_RA_RAM_SLV1_DEV_ID__W 7
#define HI_RA_RAM_SLV1_DEV_ID__M 0x7F
#define HI_RA_RAM_SLV1_FLG_CRC_CONTINUE 0x0
#define HI_RA_RAM_SLV1_FLG_CRC_RESTART 0x1
-
#define HI_RA_RAM_SLV1_FLG_ACC__A 0x420023
#define HI_RA_RAM_SLV1_FLG_ACC__W 3
#define HI_RA_RAM_SLV1_FLG_ACC__M 0x7
#define HI_RA_RAM_SLV1_FLG_ACC_BRC_NORMAL 0x0
#define HI_RA_RAM_SLV1_FLG_ACC_BRC_BROADCAST 0x4
-
#define HI_RA_RAM_SLV1_STATE__A 0x420024
#define HI_RA_RAM_SLV1_STATE__W 1
#define HI_RA_RAM_SLV1_STATE__M 0x1
#define HI_RA_RAM_SLV1_STATE_ADDRESS 0x0
#define HI_RA_RAM_SLV1_STATE_DATA 0x1
-
#define HI_RA_RAM_SLV1_BLK_BNK__A 0x420025
#define HI_RA_RAM_SLV1_BLK_BNK__W 12
#define HI_RA_RAM_SLV1_BLK_BNK__M 0xFFF
#define HI_RA_RAM_SLV1_BLK_BNK_BLK__W 6
#define HI_RA_RAM_SLV1_BLK_BNK_BLK__M 0xFC0
-
#define HI_RA_RAM_SLV1_ADDR__A 0x420026
#define HI_RA_RAM_SLV1_ADDR__W 16
#define HI_RA_RAM_SLV1_ADDR__M 0xFFFF
#define HI_RA_RAM_SLV1_READBACK__W 16
#define HI_RA_RAM_SLV1_READBACK__M 0xFFFF
-
-
-
#define HI_RA_RAM_SRV_SEM__A 0x420030
#define HI_RA_RAM_SRV_SEM__W 1
#define HI_RA_RAM_SRV_SEM__M 0x1
#define HI_RA_RAM_SRV_SEM_FREE 0x0
#define HI_RA_RAM_SRV_SEM_CLAIMED 0x1
-
#define HI_RA_RAM_SRV_RES__A 0x420031
#define HI_RA_RAM_SRV_RES__W 3
#define HI_RA_RAM_SRV_RES__M 0x7
#define HI_RA_RAM_SRV_RES_ARBITRATION_FAILED 0x3
#define HI_RA_RAM_SRV_RES_INTERNAL_ERROR 0x4
-
#define HI_RA_RAM_SRV_CMD__A 0x420032
#define HI_RA_RAM_SRV_CMD__W 3
#define HI_RA_RAM_SRV_CMD__M 0x7
#define HI_RA_RAM_SRV_CMD_TRANSMIT 0x5
#define HI_RA_RAM_SRV_CMD_EXECUTE 0x6
-
#define HI_RA_RAM_SRV_PAR__AX 0x420033
#define HI_RA_RAM_SRV_PAR__XSZ 5
#define HI_RA_RAM_SRV_PAR__W 16
#define HI_RA_RAM_SRV_PAR__M 0xFFFF
-
-
#define HI_RA_RAM_SRV_NOP_RES__A 0x420031
#define HI_RA_RAM_SRV_NOP_RES__W 3
#define HI_RA_RAM_SRV_NOP_RES__M 0x7
#define HI_RA_RAM_SRV_NOP_RES_OK 0x0
#define HI_RA_RAM_SRV_NOP_RES_INTERNAL_ERROR 0x4
-
-
#define HI_RA_RAM_SRV_UIO_RES__A 0x420031
#define HI_RA_RAM_SRV_UIO_RES__W 3
#define HI_RA_RAM_SRV_UIO_RES__M 0x7
#define HI_RA_RAM_SRV_UIO_SET_DIR_OUT 0x0
#define HI_RA_RAM_SRV_UIO_SET_DIR_IN 0x2
-
-
#define HI_RA_RAM_SRV_RST_RES__A 0x420031
#define HI_RA_RAM_SRV_RST_RES__W 1
#define HI_RA_RAM_SRV_RST_RES__M 0x1
#define HI_RA_RAM_SRV_RST_KEY__M 0xFFFF
#define HI_RA_RAM_SRV_RST_KEY_ACT 0x3973
-
-
#define HI_RA_RAM_SRV_CFG_RES__A 0x420031
#define HI_RA_RAM_SRV_CFG_RES__W 1
#define HI_RA_RAM_SRV_CFG_RES__M 0x1
#define HI_RA_RAM_SRV_CFG_KEY__M 0xFFFF
#define HI_RA_RAM_SRV_CFG_KEY_ACT 0x3973
-
#define HI_RA_RAM_SRV_CFG_DIV__A 0x420034
#define HI_RA_RAM_SRV_CFG_DIV__W 5
#define HI_RA_RAM_SRV_CFG_DIV__M 0x1F
#define HI_RA_RAM_SRV_CFG_ACT_PWD_NOP 0x0
#define HI_RA_RAM_SRV_CFG_ACT_PWD_EXE 0x8
-
-
#define HI_RA_RAM_SRV_CPY_RES__A 0x420031
#define HI_RA_RAM_SRV_CPY_RES__W 1
#define HI_RA_RAM_SRV_CPY_RES__M 0x1
#define HI_RA_RAM_SRV_CPY_RES_OK 0x0
#define HI_RA_RAM_SRV_CPY_RES_ERROR 0x1
-
#define HI_RA_RAM_SRV_CPY_SBB__A 0x420033
#define HI_RA_RAM_SRV_CPY_SBB__W 12
#define HI_RA_RAM_SRV_CPY_SBB__M 0xFFF
#define HI_RA_RAM_SRV_CPY_SBB_BLK__W 6
#define HI_RA_RAM_SRV_CPY_SBB_BLK__M 0xFC0
-
#define HI_RA_RAM_SRV_CPY_SAD__A 0x420034
#define HI_RA_RAM_SRV_CPY_SAD__W 16
#define HI_RA_RAM_SRV_CPY_SAD__M 0xFFFF
#define HI_RA_RAM_SRV_CPY_DBB_BLK__W 6
#define HI_RA_RAM_SRV_CPY_DBB_BLK__M 0xFC0
-
#define HI_RA_RAM_SRV_CPY_DAD__A 0x420034
#define HI_RA_RAM_SRV_CPY_DAD__W 16
#define HI_RA_RAM_SRV_CPY_DAD__M 0xFFFF
-
-
#define HI_RA_RAM_SRV_TRM_RES__A 0x420031
#define HI_RA_RAM_SRV_TRM_RES__W 2
#define HI_RA_RAM_SRV_TRM_RES__M 0x3
#define HI_RA_RAM_SRV_TRM_RES_ERROR 0x1
#define HI_RA_RAM_SRV_TRM_RES_ARBITRATION_FAILED 0x3
-
#define HI_RA_RAM_SRV_TRM_MST__A 0x420033
#define HI_RA_RAM_SRV_TRM_MST__W 12
#define HI_RA_RAM_SRV_TRM_MST__M 0xFFF
#define HI_RA_RAM_SRV_TRM_TRM_DAT__W 8
#define HI_RA_RAM_SRV_TRM_TRM_DAT__M 0xFF
-
#define HI_RA_RAM_SRV_TRM_DBB__A 0x420033
#define HI_RA_RAM_SRV_TRM_DBB__W 12
#define HI_RA_RAM_SRV_TRM_DBB__M 0xFFF
#define HI_RA_RAM_SRV_TRM_DBB_BLK__W 6
#define HI_RA_RAM_SRV_TRM_DBB_BLK__M 0xFC0
-
#define HI_RA_RAM_SRV_TRM_DAD__A 0x420034
#define HI_RA_RAM_SRV_TRM_DAD__W 16
#define HI_RA_RAM_SRV_TRM_DAD__M 0xFFFF
-
-
-
#define HI_RA_RAM_USR_BEGIN__A 0x420040
#define HI_RA_RAM_USR_BEGIN__W 16
#define HI_RA_RAM_USR_BEGIN__M 0xFFFF
#define HI_RA_RAM_USR_END__W 16
#define HI_RA_RAM_USR_END__M 0xFFFF
-
-
-
-
-
#define HI_IF_RAM_TRP_BPT0__AX 0x430000
#define HI_IF_RAM_TRP_BPT0__XSZ 2
#define HI_IF_RAM_TRP_BPT0__W 12
#define HI_IF_RAM_TRP_STKU__W 12
#define HI_IF_RAM_TRP_STKU__M 0xFFF
-
-
-
#define HI_IF_RAM_USR_BEGIN__A 0x430200
#define HI_IF_RAM_USR_BEGIN__W 12
#define HI_IF_RAM_USR_BEGIN__M 0xFFF
#define HI_IF_RAM_USR_END__W 12
#define HI_IF_RAM_USR_END__M 0xFFF
-
-
-
-
#define SC_SID 0x11
-
-
-
-
#define SC_COMM_EXEC__A 0x800000
#define SC_COMM_EXEC__W 3
#define SC_COMM_EXEC__M 0x7
#define SC_COMM_INT_MSK__W 16
#define SC_COMM_INT_MSK__M 0xFFFF
-
-
-
-
-
#define SC_CT_REG_COMM_EXEC__A 0x810000
#define SC_CT_REG_COMM_EXEC__W 3
#define SC_CT_REG_COMM_EXEC__M 0x7
#define SC_CT_REG_COMM_EXEC_CTL_HOLD 0x2
#define SC_CT_REG_COMM_EXEC_CTL_STEP 0x3
-
#define SC_CT_REG_COMM_STATE__A 0x810001
#define SC_CT_REG_COMM_STATE__W 10
#define SC_CT_REG_COMM_STATE__M 0x3FF
#define SC_CT_REG_COMM_SERVICE1_SC__W 1
#define SC_CT_REG_COMM_SERVICE1_SC__M 0x2
-
#define SC_CT_REG_COMM_INT_STA__A 0x810007
#define SC_CT_REG_COMM_INT_STA__W 1
#define SC_CT_REG_COMM_INT_STA__M 0x1
#define SC_CT_REG_COMM_INT_STA_REQUEST__W 1
#define SC_CT_REG_COMM_INT_STA_REQUEST__M 0x1
-
#define SC_CT_REG_COMM_INT_MSK__A 0x810008
#define SC_CT_REG_COMM_INT_MSK__W 1
#define SC_CT_REG_COMM_INT_MSK__M 0x1
#define SC_CT_REG_COMM_INT_MSK_REQUEST__W 1
#define SC_CT_REG_COMM_INT_MSK_REQUEST__M 0x1
-
-
-
#define SC_CT_REG_CTL_STK__AX 0x810010
#define SC_CT_REG_CTL_STK__XSZ 4
#define SC_CT_REG_CTL_STK__W 10
#define SC_CT_REG_CTL_BPT__W 10
#define SC_CT_REG_CTL_BPT__M 0x3FF
-
-
-
-
#define SC_RA_RAM_PARAM0__A 0x820040
#define SC_RA_RAM_PARAM0__W 16
#define SC_RA_RAM_PARAM0__M 0xFFFF
#define SC_RA_RAM_LOCKTRACK_SR_SCANNING 0xC
#define SC_RA_RAM_LOCKTRACK_MAX 0xD
-
-
#define SC_RA_RAM_OP_PARAM__A 0x820048
#define SC_RA_RAM_OP_PARAM__W 13
#define SC_RA_RAM_OP_PARAM__M 0x1FFF
#define SC_RA_RAM_LOCK_NODVBT__W 1
#define SC_RA_RAM_LOCK_NODVBT__M 0x8
-
-
#define SC_RA_RAM_BE_OPT_ENA__A 0x82004C
#define SC_RA_RAM_BE_OPT_ENA__W 5
#define SC_RA_RAM_BE_OPT_ENA__M 0x1F
#define SC_RA_RAM_CONFIG_ADJUST_OFF__W 1
#define SC_RA_RAM_CONFIG_ADJUST_OFF__M 0x8000
-
-
#define SC_RA_RAM_PILOT_THRES_SPD__A 0x820051
#define SC_RA_RAM_PILOT_THRES_SPD__W 16
#define SC_RA_RAM_PILOT_THRES_SPD__M 0xFFFF
#define SC_RA_RAM_PILOT_THRES_FREQSCAN__M 0xFFFF
#define SC_RA_RAM_PILOT_THRES_FREQSCAN__PRE 0x406
-
-
#define SC_RA_RAM_CO_THRES_8K__A 0x820055
#define SC_RA_RAM_CO_THRES_8K__W 16
#define SC_RA_RAM_CO_THRES_8K__M 0xFFFF
#define SC_RA_RAM_ECHO_GUARD__M 0xFFFF
#define SC_RA_RAM_ECHO_GUARD__PRE 0x18
-
-
#define SC_RA_RAM_IR_FREQ__A 0x8200D0
#define SC_RA_RAM_IR_FREQ__W 16
#define SC_RA_RAM_IR_FREQ__M 0xFFFF
#define SC_RA_RAM_IR_FREQ__PRE 0x0
-
-
-
-
#define SC_RA_RAM_IR_COARSE_2K_LENGTH__A 0x8200D1
#define SC_RA_RAM_IR_COARSE_2K_LENGTH__W 16
#define SC_RA_RAM_IR_COARSE_2K_LENGTH__M 0xFFFF
#define SC_RA_RAM_IR_COARSE_2K_KAISINC__M 0xFFFF
#define SC_RA_RAM_IR_COARSE_2K_KAISINC__PRE 0x100
-
-
#define SC_RA_RAM_IR_COARSE_8K_LENGTH__A 0x8200D4
#define SC_RA_RAM_IR_COARSE_8K_LENGTH__W 16
#define SC_RA_RAM_IR_COARSE_8K_LENGTH__M 0xFFFF
#define SC_RA_RAM_IR_COARSE_8K_KAISINC__M 0xFFFF
#define SC_RA_RAM_IR_COARSE_8K_KAISINC__PRE 0x200
-
-
-
-
#define SC_RA_RAM_IR_FINE_2K_LENGTH__A 0x8200D7
#define SC_RA_RAM_IR_FINE_2K_LENGTH__W 16
#define SC_RA_RAM_IR_FINE_2K_LENGTH__M 0xFFFF
#define SC_RA_RAM_IR_FINE_2K_KAISINC__M 0xFFFF
#define SC_RA_RAM_IR_FINE_2K_KAISINC__PRE 0x100
-
-
#define SC_RA_RAM_IR_FINE_8K_LENGTH__A 0x8200DA
#define SC_RA_RAM_IR_FINE_8K_LENGTH__W 16
#define SC_RA_RAM_IR_FINE_8K_LENGTH__M 0xFFFF
#define SC_RA_RAM_IR_FINE_8K_KAISINC__M 0xFFFF
#define SC_RA_RAM_IR_FINE_8K_KAISINC__PRE 0x40
-
-
#define SC_RA_RAM_ECHO_SHIFT_LIM__A 0x8200DD
#define SC_RA_RAM_ECHO_SHIFT_LIM__W 16
#define SC_RA_RAM_ECHO_SHIFT_LIM__M 0xFFFF
#define SC_RA_RAM_ECHO_FILTER__M 0xFFFF
#define SC_RA_RAM_ECHO_FILTER__PRE 0x2
-
-
-
-
#define SC_RA_RAM_NI_INIT_2K_PER_LEFT__A 0x8200E0
#define SC_RA_RAM_NI_INIT_2K_PER_LEFT__W 16
#define SC_RA_RAM_NI_INIT_2K_PER_LEFT__M 0xFFFF
#define SC_RA_RAM_NI_INIT_2K_POS_LR__M 0xFFFF
#define SC_RA_RAM_NI_INIT_2K_POS_LR__PRE 0xE8
-
-
#define SC_RA_RAM_NI_INIT_8K_PER_LEFT__A 0x8200E3
#define SC_RA_RAM_NI_INIT_8K_PER_LEFT__W 16
#define SC_RA_RAM_NI_INIT_8K_PER_LEFT__M 0xFFFF
#define SC_RA_RAM_NI_INIT_8K_POS_LR__M 0xFFFF
#define SC_RA_RAM_NI_INIT_8K_POS_LR__PRE 0xA0
-
-
#define SC_RA_RAM_SAMPLE_RATE_COUNT__A 0x8200E8
#define SC_RA_RAM_SAMPLE_RATE_COUNT__W 16
#define SC_RA_RAM_SAMPLE_RATE_COUNT__M 0xFFFF
#define SC_RA_RAM_SAMPLE_RATE_STEP__M 0xFFFF
#define SC_RA_RAM_SAMPLE_RATE_STEP__PRE 0x113
-
-
#define SC_RA_RAM_TPS_TIMEOUT_LIM__A 0x8200EA
#define SC_RA_RAM_TPS_TIMEOUT_LIM__W 16
#define SC_RA_RAM_TPS_TIMEOUT_LIM__M 0xFFFF
#define SC_RA_RAM_BOOTCOUNT__W 16
#define SC_RA_RAM_BOOTCOUNT__M 0xFFFF
-
-
#define SC_RA_RAM_LC_ABS_2K__A 0x8200F4
#define SC_RA_RAM_LC_ABS_2K__W 16
#define SC_RA_RAM_LC_ABS_2K__M 0xFFFF
#define SC_RA_RAM_LC_ABS_8K__M 0xFFFF
#define SC_RA_RAM_LC_ABS_8K__PRE 0x1F
-
-
-
-
#define SC_RA_RAM_NE_ERR_SELECT_FR_OFF_2K__A 0x8200F6
#define SC_RA_RAM_NE_ERR_SELECT_FR_OFF_2K__W 16
#define SC_RA_RAM_NE_ERR_SELECT_FR_OFF_2K__M 0xFFFF
#define SC_RA_RAM_NE_ERR_SELECT_FR_OFF_8K__M 0xFFFF
#define SC_RA_RAM_NE_ERR_SELECT_FR_OFF_8K__PRE 0x0
-
-
#define SC_RA_RAM_NE_ERR_SELECT_FR_ON_2K__A 0x8200F8
#define SC_RA_RAM_NE_ERR_SELECT_FR_ON_2K__W 16
#define SC_RA_RAM_NE_ERR_SELECT_FR_ON_2K__M 0xFFFF
#define SC_RA_RAM_STACKUNDERFLOW__W 16
#define SC_RA_RAM_STACKUNDERFLOW__M 0xFFFF
-
-
#define SC_RA_RAM_NF_MAXECHOTOKEN__A 0x820148
#define SC_RA_RAM_NF_MAXECHOTOKEN__W 16
#define SC_RA_RAM_NF_MAXECHOTOKEN__M 0xFFFF
#define SC_RA_RAM_NF_ECHOTABLE__W 16
#define SC_RA_RAM_NF_ECHOTABLE__M 0xFFFF
-
-
-
-
#define SC_RA_RAM_EQ_IS_GAIN_UNKNOWN_MAN__A 0x8201A0
#define SC_RA_RAM_EQ_IS_GAIN_UNKNOWN_MAN__W 16
#define SC_RA_RAM_EQ_IS_GAIN_UNKNOWN_MAN__M 0xFFFF
#define SC_RA_RAM_EQ_IS_GAIN_UNKNOWN_EXP__M 0xFFFF
#define SC_RA_RAM_EQ_IS_GAIN_UNKNOWN_EXP__PRE 0x4
-
-
#define SC_RA_RAM_EQ_IS_GAIN_QPSK_MAN__A 0x8201A2
#define SC_RA_RAM_EQ_IS_GAIN_QPSK_MAN__W 16
#define SC_RA_RAM_EQ_IS_GAIN_QPSK_MAN__M 0xFFFF
#define SC_RA_RAM_EQ_IS_GAIN_QPSK_EXP__M 0xFFFF
#define SC_RA_RAM_EQ_IS_GAIN_QPSK_EXP__PRE 0x5
-
-
#define SC_RA_RAM_EQ_IS_GAIN_16QAM_MAN__A 0x8201A4
#define SC_RA_RAM_EQ_IS_GAIN_16QAM_MAN__W 16
#define SC_RA_RAM_EQ_IS_GAIN_16QAM_MAN__M 0xFFFF
#define SC_RA_RAM_EQ_IS_GAIN_16QAM_EXP__M 0xFFFF
#define SC_RA_RAM_EQ_IS_GAIN_16QAM_EXP__PRE 0x5
-
-
#define SC_RA_RAM_EQ_IS_GAIN_16QAM_A2_MAN__A 0x8201A6
#define SC_RA_RAM_EQ_IS_GAIN_16QAM_A2_MAN__W 16
#define SC_RA_RAM_EQ_IS_GAIN_16QAM_A2_MAN__M 0xFFFF
#define SC_RA_RAM_EQ_IS_GAIN_16QAM_A2_EXP__M 0xFFFF
#define SC_RA_RAM_EQ_IS_GAIN_16QAM_A2_EXP__PRE 0x5
-
-
#define SC_RA_RAM_EQ_IS_GAIN_16QAM_A4_MAN__A 0x8201A8
#define SC_RA_RAM_EQ_IS_GAIN_16QAM_A4_MAN__W 16
#define SC_RA_RAM_EQ_IS_GAIN_16QAM_A4_MAN__M 0xFFFF
#define SC_RA_RAM_EQ_IS_GAIN_16QAM_A4_EXP__M 0xFFFF
#define SC_RA_RAM_EQ_IS_GAIN_16QAM_A4_EXP__PRE 0x6
-
-
#define SC_RA_RAM_EQ_IS_GAIN_64QAM_MAN__A 0x8201AA
#define SC_RA_RAM_EQ_IS_GAIN_64QAM_MAN__W 16
#define SC_RA_RAM_EQ_IS_GAIN_64QAM_MAN__M 0xFFFF
#define SC_RA_RAM_EQ_IS_GAIN_64QAM_EXP__M 0xFFFF
#define SC_RA_RAM_EQ_IS_GAIN_64QAM_EXP__PRE 0x5
-
-
#define SC_RA_RAM_EQ_IS_GAIN_64QAM_A2_MAN__A 0x8201AC
#define SC_RA_RAM_EQ_IS_GAIN_64QAM_A2_MAN__W 16
#define SC_RA_RAM_EQ_IS_GAIN_64QAM_A2_MAN__M 0xFFFF
#define SC_RA_RAM_EQ_IS_GAIN_64QAM_A2_EXP__M 0xFFFF
#define SC_RA_RAM_EQ_IS_GAIN_64QAM_A2_EXP__PRE 0x5
-
-
#define SC_RA_RAM_EQ_IS_GAIN_64QAM_A4_MAN__A 0x8201AE
#define SC_RA_RAM_EQ_IS_GAIN_64QAM_A4_MAN__W 16
#define SC_RA_RAM_EQ_IS_GAIN_64QAM_A4_MAN__M 0xFFFF
#define SC_RA_RAM_PROC_EQ 0x7
#define SC_RA_RAM_PROC_MAX 0x8
-
-
-
-
-
#define SC_IF_RAM_TRP_RST__AX 0x830000
#define SC_IF_RAM_TRP_RST__XSZ 2
#define SC_IF_RAM_TRP_RST__W 12
#define SC_IF_RAM_TRP_STKU__W 12
#define SC_IF_RAM_TRP_STKU__M 0xFFF
-
-
-
#define SC_IF_RAM_VERSION_MA_MI__A 0x830FFE
#define SC_IF_RAM_VERSION_MA_MI__W 12
#define SC_IF_RAM_VERSION_MA_MI__M 0xFFF
#define SC_IF_RAM_VERSION_PATCH__W 12
#define SC_IF_RAM_VERSION_PATCH__M 0xFFF
-
-
-
-
-
-
-
-
#define FE_COMM_EXEC__A 0xC00000
#define FE_COMM_EXEC__W 3
#define FE_COMM_EXEC__M 0x7
#define FE_COMM_INT_MSK__W 16
#define FE_COMM_INT_MSK__M 0xFFFF
-
-
-
-
#define FE_AD_SID 0x1
-
-
-
-
-
#define FE_AD_REG_COMM_EXEC__A 0xC10000
#define FE_AD_REG_COMM_EXEC__W 3
#define FE_AD_REG_COMM_EXEC__M 0x7
#define FE_AD_REG_COMM_EXEC_CTL_HOLD 0x2
#define FE_AD_REG_COMM_EXEC_CTL_STEP 0x3
-
#define FE_AD_REG_COMM_MB__A 0xC10002
#define FE_AD_REG_COMM_MB__W 2
#define FE_AD_REG_COMM_MB__M 0x3
#define FE_AD_REG_COMM_INT_STA_ADC_OVERFLOW__W 1
#define FE_AD_REG_COMM_INT_STA_ADC_OVERFLOW__M 0x1
-
#define FE_AD_REG_COMM_INT_MSK__A 0xC10008
#define FE_AD_REG_COMM_INT_MSK__W 2
#define FE_AD_REG_COMM_INT_MSK__M 0x3
#define FE_AD_REG_COMM_INT_MSK_ADC_OVERFLOW__W 1
#define FE_AD_REG_COMM_INT_MSK_ADC_OVERFLOW__M 0x1
-
#define FE_AD_REG_CUR_SEL__A 0xC10010
#define FE_AD_REG_CUR_SEL__W 2
#define FE_AD_REG_CUR_SEL__M 0x3
#define FE_AD_REG_CUR_SEL_INIT 0x2
-
#define FE_AD_REG_OVERFLOW__A 0xC10011
#define FE_AD_REG_OVERFLOW__W 1
#define FE_AD_REG_OVERFLOW__M 0x1
#define FE_AD_REG_OVERFLOW_INIT 0x0
-
#define FE_AD_REG_FDB_IN__A 0xC10012
#define FE_AD_REG_FDB_IN__W 1
#define FE_AD_REG_FDB_IN__M 0x1
#define FE_AD_REG_FDB_IN_INIT 0x0
-
#define FE_AD_REG_PD__A 0xC10013
#define FE_AD_REG_PD__W 1
#define FE_AD_REG_PD__M 0x1
#define FE_AD_REG_PD_INIT 0x1
-
#define FE_AD_REG_INVEXT__A 0xC10014
#define FE_AD_REG_INVEXT__W 1
#define FE_AD_REG_INVEXT__M 0x1
#define FE_AD_REG_INVEXT_INIT 0x0
-
#define FE_AD_REG_CLKNEG__A 0xC10015
#define FE_AD_REG_CLKNEG__W 1
#define FE_AD_REG_CLKNEG__M 0x1
#define FE_AD_REG_CLKNEG_INIT 0x0
-
#define FE_AD_REG_MON_IN_MUX__A 0xC10016
#define FE_AD_REG_MON_IN_MUX__W 2
#define FE_AD_REG_MON_IN_MUX__M 0x3
#define FE_AD_REG_MON_IN_MUX_INIT 0x0
-
#define FE_AD_REG_MON_IN5__A 0xC10017
#define FE_AD_REG_MON_IN5__W 10
#define FE_AD_REG_MON_IN5__M 0x3FF
#define FE_AD_REG_MON_IN5_INIT 0x0
-
#define FE_AD_REG_MON_IN4__A 0xC10018
#define FE_AD_REG_MON_IN4__W 10
#define FE_AD_REG_MON_IN4__M 0x3FF
#define FE_AD_REG_MON_IN4_INIT 0x0
-
#define FE_AD_REG_MON_IN3__A 0xC10019
#define FE_AD_REG_MON_IN3__W 10
#define FE_AD_REG_MON_IN3__M 0x3FF
#define FE_AD_REG_MON_IN3_INIT 0x0
-
#define FE_AD_REG_MON_IN2__A 0xC1001A
#define FE_AD_REG_MON_IN2__W 10
#define FE_AD_REG_MON_IN2__M 0x3FF
#define FE_AD_REG_MON_IN2_INIT 0x0
-
#define FE_AD_REG_MON_IN1__A 0xC1001B
#define FE_AD_REG_MON_IN1__W 10
#define FE_AD_REG_MON_IN1__M 0x3FF
#define FE_AD_REG_MON_IN1_INIT 0x0
-
#define FE_AD_REG_MON_IN0__A 0xC1001C
#define FE_AD_REG_MON_IN0__W 10
#define FE_AD_REG_MON_IN0__M 0x3FF
#define FE_AD_REG_MON_IN0_INIT 0x0
-
#define FE_AD_REG_MON_IN_VAL__A 0xC1001D
#define FE_AD_REG_MON_IN_VAL__W 1
#define FE_AD_REG_MON_IN_VAL__M 0x1
#define FE_AD_REG_MON_IN_VAL_INIT 0x0
-
#define FE_AD_REG_CTR_CLK_O__A 0xC1001E
#define FE_AD_REG_CTR_CLK_O__W 1
#define FE_AD_REG_CTR_CLK_O__M 0x1
#define FE_AD_REG_CTR_CLK_O_INIT 0x0
-
#define FE_AD_REG_CTR_CLK_E_O__A 0xC1001F
#define FE_AD_REG_CTR_CLK_E_O__W 1
#define FE_AD_REG_CTR_CLK_E_O__M 0x1
#define FE_AD_REG_CTR_CLK_E_O_INIT 0x1
-
#define FE_AD_REG_CTR_VAL_O__A 0xC10020
#define FE_AD_REG_CTR_VAL_O__W 1
#define FE_AD_REG_CTR_VAL_O__M 0x1
#define FE_AD_REG_CTR_VAL_O_INIT 0x0
-
#define FE_AD_REG_CTR_VAL_E_O__A 0xC10021
#define FE_AD_REG_CTR_VAL_E_O__W 1
#define FE_AD_REG_CTR_VAL_E_O__M 0x1
#define FE_AD_REG_CTR_VAL_E_O_INIT 0x1
-
#define FE_AD_REG_CTR_DATA_O__A 0xC10022
#define FE_AD_REG_CTR_DATA_O__W 10
#define FE_AD_REG_CTR_DATA_O__M 0x3FF
#define FE_AD_REG_CTR_DATA_O_INIT 0x0
-
#define FE_AD_REG_CTR_DATA_E_O__A 0xC10023
#define FE_AD_REG_CTR_DATA_E_O__W 10
#define FE_AD_REG_CTR_DATA_E_O__M 0x3FF
#define FE_AD_REG_CTR_DATA_E_O_INIT 0x3FF
-
-
-
-
#define FE_AG_SID 0x2
-
-
-
-
-
#define FE_AG_REG_COMM_EXEC__A 0xC20000
#define FE_AG_REG_COMM_EXEC__W 3
#define FE_AG_REG_COMM_EXEC__M 0x7
#define FE_AG_REG_COMM_MB_OBS_OFF 0x0
#define FE_AG_REG_COMM_MB_OBS_ON 0x2
-
#define FE_AG_REG_COMM_SERVICE0__A 0xC20003
#define FE_AG_REG_COMM_SERVICE0__W 10
#define FE_AG_REG_COMM_SERVICE0__M 0x3FF
#define FE_AG_REG_COMM_INT_STA_BGC_PGA_UPD__W 1
#define FE_AG_REG_COMM_INT_STA_BGC_PGA_UPD__M 0x80
-
#define FE_AG_REG_COMM_INT_MSK__A 0xC20008
#define FE_AG_REG_COMM_INT_MSK__W 8
#define FE_AG_REG_COMM_INT_MSK__M 0xFF
#define FE_AG_REG_COMM_INT_MSK_BGC_PGA_UPD__W 1
#define FE_AG_REG_COMM_INT_MSK_BGC_PGA_UPD__M 0x80
-
#define FE_AG_REG_AG_MODE_LOP__A 0xC20010
#define FE_AG_REG_AG_MODE_LOP__W 16
#define FE_AG_REG_AG_MODE_LOP__M 0xFFFF
#define FE_AG_REG_AG_MODE_LOP_MODE_F_DISABLE 0x0
#define FE_AG_REG_AG_MODE_LOP_MODE_F_ENABLE 0x8000
-
#define FE_AG_REG_AG_MODE_HIP__A 0xC20011
#define FE_AG_REG_AG_MODE_HIP__W 2
#define FE_AG_REG_AG_MODE_HIP__M 0x3
#define FE_AG_REG_AG_MODE_HIP_MODE_H_OUTPUT 0x0
#define FE_AG_REG_AG_MODE_HIP_MODE_H_ENABLE 0x2
-
#define FE_AG_REG_AG_PGA_MODE__A 0xC20012
#define FE_AG_REG_AG_PGA_MODE__W 3
#define FE_AG_REG_AG_PGA_MODE__M 0x7
#define FE_AG_REG_AG_PGA_MODE_PFN_PCN_AFN_REY 0x6
#define FE_AG_REG_AG_PGA_MODE_PFN_PCY_AFY_REY 0x7
-
#define FE_AG_REG_AG_AGC_SIO__A 0xC20013
#define FE_AG_REG_AG_AGC_SIO__W 2
#define FE_AG_REG_AG_AGC_SIO__M 0x3
#define FE_AG_REG_AG_AGC_SIO_AGC_SIO_2_OUTPUT 0x0
#define FE_AG_REG_AG_AGC_SIO_AGC_SIO_2_INPUT 0x2
-
#define FE_AG_REG_AG_AGC_USR_DAT__A 0xC20014
#define FE_AG_REG_AG_AGC_USR_DAT__W 2
#define FE_AG_REG_AG_AGC_USR_DAT__M 0x3
#define FE_AG_REG_AG_AGC_USR_DAT_USR_DAT_2__W 1
#define FE_AG_REG_AG_AGC_USR_DAT_USR_DAT_2__M 0x2
-
#define FE_AG_REG_AG_PWD__A 0xC20015
#define FE_AG_REG_AG_PWD__W 5
#define FE_AG_REG_AG_PWD__M 0x1F
#define FE_AG_REG_AG_PWD_PWD_AAF_DISABLE 0x0
#define FE_AG_REG_AG_PWD_PWD_AAF_ENABLE 0x10
-
#define FE_AG_REG_DCE_AUR_CNT__A 0xC20016
#define FE_AG_REG_DCE_AUR_CNT__W 5
#define FE_AG_REG_DCE_AUR_CNT__M 0x1F
#define FE_AG_REG_DCE_AUR_CNT_INIT 0x0
-
#define FE_AG_REG_DCE_RUR_CNT__A 0xC20017
#define FE_AG_REG_DCE_RUR_CNT__W 5
#define FE_AG_REG_DCE_RUR_CNT__M 0x1F
#define FE_AG_REG_DCE_RUR_CNT_INIT 0x0
-
#define FE_AG_REG_DCE_AVE_DAT__A 0xC20018
#define FE_AG_REG_DCE_AVE_DAT__W 10
#define FE_AG_REG_DCE_AVE_DAT__M 0x3FF
#define FE_AG_REG_DEC_AVE_WRI__M 0x3FF
#define FE_AG_REG_DEC_AVE_WRI_INIT 0x0
-
#define FE_AG_REG_ACE_AUR_CNT__A 0xC2001A
#define FE_AG_REG_ACE_AUR_CNT__W 5
#define FE_AG_REG_ACE_AUR_CNT__M 0x1F
#define FE_AG_REG_ACE_AUR_CNT_INIT 0x0
-
#define FE_AG_REG_ACE_RUR_CNT__A 0xC2001B
#define FE_AG_REG_ACE_RUR_CNT__W 5
#define FE_AG_REG_ACE_RUR_CNT__M 0x1F
#define FE_AG_REG_ACE_RUR_CNT_INIT 0x0
-
#define FE_AG_REG_ACE_AVE_DAT__A 0xC2001C
#define FE_AG_REG_ACE_AVE_DAT__W 10
#define FE_AG_REG_ACE_AVE_DAT__M 0x3FF
#define FE_AG_REG_AEC_AVE_INC__M 0x3FF
#define FE_AG_REG_AEC_AVE_INC_INIT 0x0
-
#define FE_AG_REG_AEC_AVE_DAT__A 0xC2001E
#define FE_AG_REG_AEC_AVE_DAT__W 10
#define FE_AG_REG_AEC_AVE_DAT__M 0x3FF
#define FE_AG_REG_AEC_CLP_LVL__M 0xFFFF
#define FE_AG_REG_AEC_CLP_LVL_INIT 0x0
-
#define FE_AG_REG_CDR_RUR_CNT__A 0xC20020
#define FE_AG_REG_CDR_RUR_CNT__W 5
#define FE_AG_REG_CDR_RUR_CNT__M 0x1F
#define FE_AG_REG_CDR_RUR_CNT_INIT 0x0
-
#define FE_AG_REG_CDR_CLP_DAT__A 0xC20021
#define FE_AG_REG_CDR_CLP_DAT__W 16
#define FE_AG_REG_CDR_CLP_DAT__M 0xFFFF
#define FE_AG_REG_CDR_CLP_POS__M 0x3FF
#define FE_AG_REG_CDR_CLP_POS_INIT 0x0
-
#define FE_AG_REG_CDR_CLP_NEG__A 0xC20023
#define FE_AG_REG_CDR_CLP_NEG__W 10
#define FE_AG_REG_CDR_CLP_NEG__M 0x3FF
#define FE_AG_REG_CDR_CLP_NEG_INIT 0x0
-
#define FE_AG_REG_EGC_RUR_CNT__A 0xC20024
#define FE_AG_REG_EGC_RUR_CNT__W 5
#define FE_AG_REG_EGC_RUR_CNT__M 0x1F
#define FE_AG_REG_EGC_RUR_CNT_INIT 0x0
-
#define FE_AG_REG_EGC_SET_LVL__A 0xC20025
#define FE_AG_REG_EGC_SET_LVL__W 9
#define FE_AG_REG_EGC_SET_LVL__M 0x1FF
#define FE_AG_REG_EGC_SET_LVL_INIT 0x0
-
#define FE_AG_REG_EGC_FLA_RGN__A 0xC20026
#define FE_AG_REG_EGC_FLA_RGN__W 9
#define FE_AG_REG_EGC_FLA_RGN__M 0x1FF
#define FE_AG_REG_EGC_FLA_RGN_INIT 0x0
-
#define FE_AG_REG_EGC_SLO_RGN__A 0xC20027
#define FE_AG_REG_EGC_SLO_RGN__W 9
#define FE_AG_REG_EGC_SLO_RGN__M 0x1FF
#define FE_AG_REG_EGC_SLO_RGN_INIT 0x0
-
#define FE_AG_REG_EGC_JMP_PSN__A 0xC20028
#define FE_AG_REG_EGC_JMP_PSN__W 4
#define FE_AG_REG_EGC_JMP_PSN__M 0xF
#define FE_AG_REG_EGC_JMP_PSN_INIT 0x0
-
#define FE_AG_REG_EGC_FLA_INC__A 0xC20029
#define FE_AG_REG_EGC_FLA_INC__W 16
#define FE_AG_REG_EGC_FLA_INC__M 0xFFFF
#define FE_AG_REG_EGC_FLA_INC_INIT 0x0
-
#define FE_AG_REG_EGC_FLA_DEC__A 0xC2002A
#define FE_AG_REG_EGC_FLA_DEC__W 16
#define FE_AG_REG_EGC_FLA_DEC__M 0xFFFF
#define FE_AG_REG_EGC_FLA_DEC_INIT 0x0
-
#define FE_AG_REG_EGC_SLO_INC__A 0xC2002B
#define FE_AG_REG_EGC_SLO_INC__W 16
#define FE_AG_REG_EGC_SLO_INC__M 0xFFFF
#define FE_AG_REG_EGC_SLO_INC_INIT 0x0
-
#define FE_AG_REG_EGC_SLO_DEC__A 0xC2002C
#define FE_AG_REG_EGC_SLO_DEC__W 16
#define FE_AG_REG_EGC_SLO_DEC__M 0xFFFF
#define FE_AG_REG_EGC_SLO_DEC_INIT 0x0
-
#define FE_AG_REG_EGC_FAS_INC__A 0xC2002D
#define FE_AG_REG_EGC_FAS_INC__W 16
#define FE_AG_REG_EGC_FAS_INC__M 0xFFFF
#define FE_AG_REG_EGC_FAS_INC_INIT 0x0
-
#define FE_AG_REG_EGC_FAS_DEC__A 0xC2002E
#define FE_AG_REG_EGC_FAS_DEC__W 16
#define FE_AG_REG_EGC_FAS_DEC__M 0xFFFF
#define FE_AG_REG_EGC_FAS_DEC_INIT 0x0
-
#define FE_AG_REG_EGC_MAP_DAT__A 0xC2002F
#define FE_AG_REG_EGC_MAP_DAT__W 16
#define FE_AG_REG_EGC_MAP_DAT__M 0xFFFF
#define FE_AG_REG_PM1_AGC_WRI__M 0x7FF
#define FE_AG_REG_PM1_AGC_WRI_INIT 0x0
-
#define FE_AG_REG_GC1_AGC_RIC__A 0xC20031
#define FE_AG_REG_GC1_AGC_RIC__W 16
#define FE_AG_REG_GC1_AGC_RIC__M 0xFFFF
#define FE_AG_REG_GC1_AGC_RIC_INIT 0x0
-
#define FE_AG_REG_GC1_AGC_OFF__A 0xC20032
#define FE_AG_REG_GC1_AGC_OFF__W 16
#define FE_AG_REG_GC1_AGC_OFF__M 0xFFFF
#define FE_AG_REG_GC1_AGC_OFF_INIT 0x0
-
#define FE_AG_REG_GC1_AGC_MAX__A 0xC20033
#define FE_AG_REG_GC1_AGC_MAX__W 10
#define FE_AG_REG_GC1_AGC_MAX__M 0x3FF
#define FE_AG_REG_GC1_AGC_MAX_INIT 0x0
-
#define FE_AG_REG_GC1_AGC_MIN__A 0xC20034
#define FE_AG_REG_GC1_AGC_MIN__W 10
#define FE_AG_REG_GC1_AGC_MIN__M 0x3FF
#define FE_AG_REG_GC1_AGC_MIN_INIT 0x0
-
#define FE_AG_REG_GC1_AGC_DAT__A 0xC20035
#define FE_AG_REG_GC1_AGC_DAT__W 10
#define FE_AG_REG_GC1_AGC_DAT__M 0x3FF
#define FE_AG_REG_PM2_AGC_WRI__M 0x7FF
#define FE_AG_REG_PM2_AGC_WRI_INIT 0x0
-
#define FE_AG_REG_GC2_AGC_RIC__A 0xC20037
#define FE_AG_REG_GC2_AGC_RIC__W 16
#define FE_AG_REG_GC2_AGC_RIC__M 0xFFFF
#define FE_AG_REG_GC2_AGC_RIC_INIT 0x0
-
#define FE_AG_REG_GC2_AGC_OFF__A 0xC20038
#define FE_AG_REG_GC2_AGC_OFF__W 16
#define FE_AG_REG_GC2_AGC_OFF__M 0xFFFF
#define FE_AG_REG_GC2_AGC_OFF_INIT 0x0
-
#define FE_AG_REG_GC2_AGC_MAX__A 0xC20039
#define FE_AG_REG_GC2_AGC_MAX__W 10
#define FE_AG_REG_GC2_AGC_MAX__M 0x3FF
#define FE_AG_REG_GC2_AGC_MAX_INIT 0x0
-
#define FE_AG_REG_GC2_AGC_MIN__A 0xC2003A
#define FE_AG_REG_GC2_AGC_MIN__W 10
#define FE_AG_REG_GC2_AGC_MIN__M 0x3FF
#define FE_AG_REG_GC2_AGC_MIN_INIT 0x0
-
#define FE_AG_REG_GC2_AGC_DAT__A 0xC2003B
#define FE_AG_REG_GC2_AGC_DAT__W 10
#define FE_AG_REG_GC2_AGC_DAT__M 0x3FF
#define FE_AG_REG_IND_WIN__M 0x1F
#define FE_AG_REG_IND_WIN_INIT 0x0
-
#define FE_AG_REG_IND_THD_LOL__A 0xC2003D
#define FE_AG_REG_IND_THD_LOL__W 6
#define FE_AG_REG_IND_THD_LOL__M 0x3F
#define FE_AG_REG_IND_THD_LOL_INIT 0x0
-
#define FE_AG_REG_IND_THD_HIL__A 0xC2003E
#define FE_AG_REG_IND_THD_HIL__W 6
#define FE_AG_REG_IND_THD_HIL__M 0x3F
#define FE_AG_REG_IND_THD_HIL_INIT 0x0
-
#define FE_AG_REG_IND_DEL__A 0xC2003F
#define FE_AG_REG_IND_DEL__W 7
#define FE_AG_REG_IND_DEL__M 0x7F
#define FE_AG_REG_IND_DEL_INIT 0x0
-
#define FE_AG_REG_IND_PD1_WRI__A 0xC20040
#define FE_AG_REG_IND_PD1_WRI__W 6
#define FE_AG_REG_IND_PD1_WRI__M 0x3F
#define FE_AG_REG_IND_PD1_WRI_INIT 0x1F
-
#define FE_AG_REG_PDA_AUR_CNT__A 0xC20041
#define FE_AG_REG_PDA_AUR_CNT__W 5
#define FE_AG_REG_PDA_AUR_CNT__M 0x1F
#define FE_AG_REG_PDA_AUR_CNT_INIT 0x0
-
#define FE_AG_REG_PDA_RUR_CNT__A 0xC20042
#define FE_AG_REG_PDA_RUR_CNT__W 5
#define FE_AG_REG_PDA_RUR_CNT__M 0x1F
#define FE_AG_REG_PDA_RUR_CNT_INIT 0x0
-
#define FE_AG_REG_PDA_AVE_DAT__A 0xC20043
#define FE_AG_REG_PDA_AVE_DAT__W 6
#define FE_AG_REG_PDA_AVE_DAT__M 0x3F
#define FE_AG_REG_PDC_RUR_CNT__M 0x1F
#define FE_AG_REG_PDC_RUR_CNT_INIT 0x0
-
#define FE_AG_REG_PDC_SET_LVL__A 0xC20045
#define FE_AG_REG_PDC_SET_LVL__W 6
#define FE_AG_REG_PDC_SET_LVL__M 0x3F
#define FE_AG_REG_PDC_SET_LVL_INIT 0x10
-
#define FE_AG_REG_PDC_FLA_RGN__A 0xC20046
#define FE_AG_REG_PDC_FLA_RGN__W 6
#define FE_AG_REG_PDC_FLA_RGN__M 0x3F
#define FE_AG_REG_PDC_FLA_RGN_INIT 0x0
-
#define FE_AG_REG_PDC_JMP_PSN__A 0xC20047
#define FE_AG_REG_PDC_JMP_PSN__W 3
#define FE_AG_REG_PDC_JMP_PSN__M 0x7
#define FE_AG_REG_PDC_JMP_PSN_INIT 0x0
-
#define FE_AG_REG_PDC_FLA_STP__A 0xC20048
#define FE_AG_REG_PDC_FLA_STP__W 16
#define FE_AG_REG_PDC_FLA_STP__M 0xFFFF
#define FE_AG_REG_PDC_FLA_STP_INIT 0x0
-
#define FE_AG_REG_PDC_SLO_STP__A 0xC20049
#define FE_AG_REG_PDC_SLO_STP__W 16
#define FE_AG_REG_PDC_SLO_STP__M 0xFFFF
#define FE_AG_REG_PDC_SLO_STP_INIT 0x0
-
#define FE_AG_REG_PDC_PD2_WRI__A 0xC2004A
#define FE_AG_REG_PDC_PD2_WRI__W 6
#define FE_AG_REG_PDC_PD2_WRI__M 0x3F
#define FE_AG_REG_PDC_PD2_WRI_INIT 0x0
-
#define FE_AG_REG_PDC_MAP_DAT__A 0xC2004B
#define FE_AG_REG_PDC_MAP_DAT__W 6
#define FE_AG_REG_PDC_MAP_DAT__M 0x3F
#define FE_AG_REG_PDC_MAX__M 0x3F
#define FE_AG_REG_PDC_MAX_INIT 0x2
-
#define FE_AG_REG_TGA_AUR_CNT__A 0xC2004D
#define FE_AG_REG_TGA_AUR_CNT__W 5
#define FE_AG_REG_TGA_AUR_CNT__M 0x1F
#define FE_AG_REG_TGA_AUR_CNT_INIT 0x0
-
#define FE_AG_REG_TGA_RUR_CNT__A 0xC2004E
#define FE_AG_REG_TGA_RUR_CNT__W 5
#define FE_AG_REG_TGA_RUR_CNT__M 0x1F
#define FE_AG_REG_TGA_RUR_CNT_INIT 0x0
-
#define FE_AG_REG_TGA_AVE_DAT__A 0xC2004F
#define FE_AG_REG_TGA_AVE_DAT__W 6
#define FE_AG_REG_TGA_AVE_DAT__M 0x3F
#define FE_AG_REG_TGC_RUR_CNT__M 0x1F
#define FE_AG_REG_TGC_RUR_CNT_INIT 0x0
-
#define FE_AG_REG_TGC_SET_LVL__A 0xC20051
#define FE_AG_REG_TGC_SET_LVL__W 6
#define FE_AG_REG_TGC_SET_LVL__M 0x3F
#define FE_AG_REG_TGC_SET_LVL_INIT 0x0
-
#define FE_AG_REG_TGC_FLA_RGN__A 0xC20052
#define FE_AG_REG_TGC_FLA_RGN__W 6
#define FE_AG_REG_TGC_FLA_RGN__M 0x3F
#define FE_AG_REG_TGC_FLA_RGN_INIT 0x0
-
#define FE_AG_REG_TGC_JMP_PSN__A 0xC20053
#define FE_AG_REG_TGC_JMP_PSN__W 4
#define FE_AG_REG_TGC_JMP_PSN__M 0xF
#define FE_AG_REG_TGC_JMP_PSN_INIT 0x0
-
#define FE_AG_REG_TGC_FLA_STP__A 0xC20054
#define FE_AG_REG_TGC_FLA_STP__W 16
#define FE_AG_REG_TGC_FLA_STP__M 0xFFFF
#define FE_AG_REG_TGC_FLA_STP_INIT 0x0
-
#define FE_AG_REG_TGC_SLO_STP__A 0xC20055
#define FE_AG_REG_TGC_SLO_STP__W 16
#define FE_AG_REG_TGC_SLO_STP__M 0xFFFF
#define FE_AG_REG_TGC_SLO_STP_INIT 0x0
-
#define FE_AG_REG_TGC_MAP_DAT__A 0xC20056
#define FE_AG_REG_TGC_MAP_DAT__W 10
#define FE_AG_REG_TGC_MAP_DAT__M 0x3FF
#define FE_AG_REG_FGA_AUR_CNT__M 0x1F
#define FE_AG_REG_FGA_AUR_CNT_INIT 0x0
-
#define FE_AG_REG_FGA_RUR_CNT__A 0xC20058
#define FE_AG_REG_FGA_RUR_CNT__W 5
#define FE_AG_REG_FGA_RUR_CNT__M 0x1F
#define FE_AG_REG_FGA_RUR_CNT_INIT 0x0
-
#define FE_AG_REG_FGA_AVE_DAT__A 0xC20059
#define FE_AG_REG_FGA_AVE_DAT__W 10
#define FE_AG_REG_FGA_AVE_DAT__M 0x3FF
#define FE_AG_REG_FGC_RUR_CNT__M 0x1F
#define FE_AG_REG_FGC_RUR_CNT_INIT 0x0
-
#define FE_AG_REG_FGC_SET_LVL__A 0xC2005B
#define FE_AG_REG_FGC_SET_LVL__W 9
#define FE_AG_REG_FGC_SET_LVL__M 0x1FF
#define FE_AG_REG_FGC_SET_LVL_INIT 0x0
-
#define FE_AG_REG_FGC_FLA_RGN__A 0xC2005C
#define FE_AG_REG_FGC_FLA_RGN__W 9
#define FE_AG_REG_FGC_FLA_RGN__M 0x1FF
#define FE_AG_REG_FGC_FLA_RGN_INIT 0x0
-
#define FE_AG_REG_FGC_JMP_PSN__A 0xC2005D
#define FE_AG_REG_FGC_JMP_PSN__W 4
#define FE_AG_REG_FGC_JMP_PSN__M 0xF
#define FE_AG_REG_FGC_JMP_PSN_INIT 0x0
-
#define FE_AG_REG_FGC_FLA_STP__A 0xC2005E
#define FE_AG_REG_FGC_FLA_STP__W 16
#define FE_AG_REG_FGC_FLA_STP__M 0xFFFF
#define FE_AG_REG_FGC_FLA_STP_INIT 0x0
-
#define FE_AG_REG_FGC_SLO_STP__A 0xC2005F
#define FE_AG_REG_FGC_SLO_STP__W 16
#define FE_AG_REG_FGC_SLO_STP__M 0xFFFF
#define FE_AG_REG_FGC_SLO_STP_INIT 0x0
-
#define FE_AG_REG_FGC_MAP_DAT__A 0xC20060
#define FE_AG_REG_FGC_MAP_DAT__W 10
#define FE_AG_REG_FGC_MAP_DAT__M 0x3FF
#define FE_AG_REG_FGM_WRI__M 0x3FF
#define FE_AG_REG_FGM_WRI_INIT 0x20
-
#define FE_AG_REG_BGC_RUR_CNT__A 0xC20062
#define FE_AG_REG_BGC_RUR_CNT__W 5
#define FE_AG_REG_BGC_RUR_CNT__M 0x1F
#define FE_AG_REG_BGC_RUR_CNT_INIT 0x0
-
#define FE_AG_REG_BGC_SET_LVL__A 0xC20063
#define FE_AG_REG_BGC_SET_LVL__W 9
#define FE_AG_REG_BGC_SET_LVL__M 0x1FF
#define FE_AG_REG_BGC_SET_LVL_INIT 0x0
-
#define FE_AG_REG_BGC_FLA_RGN__A 0xC20064
#define FE_AG_REG_BGC_FLA_RGN__W 9
#define FE_AG_REG_BGC_FLA_RGN__M 0x1FF
#define FE_AG_REG_BGC_FLA_RGN_INIT 0x0
-
#define FE_AG_REG_BGC_JMP_PSN__A 0xC20065
#define FE_AG_REG_BGC_JMP_PSN__W 4
#define FE_AG_REG_BGC_JMP_PSN__M 0xF
#define FE_AG_REG_BGC_JMP_PSN_INIT 0x0
-
#define FE_AG_REG_BGC_FLA_STP__A 0xC20066
#define FE_AG_REG_BGC_FLA_STP__W 16
#define FE_AG_REG_BGC_FLA_STP__M 0xFFFF
#define FE_AG_REG_BGC_FLA_STP_INIT 0x0
-
#define FE_AG_REG_BGC_SLO_STP__A 0xC20067
#define FE_AG_REG_BGC_SLO_STP__W 16
#define FE_AG_REG_BGC_SLO_STP__M 0xFFFF
#define FE_AG_REG_BGC_SLO_STP_INIT 0x0
-
#define FE_AG_REG_BGC_FGC_WRI__A 0xC20068
#define FE_AG_REG_BGC_FGC_WRI__W 4
#define FE_AG_REG_BGC_FGC_WRI__M 0xF
#define FE_AG_REG_BGC_FGC_WRI_INIT 0x7
-
#define FE_AG_REG_BGC_CGC_WRI__A 0xC20069
#define FE_AG_REG_BGC_CGC_WRI__W 2
#define FE_AG_REG_BGC_CGC_WRI__M 0x3
#define FE_AG_REG_BGC_CGC_WRI_INIT 0x1
-
#define FE_AG_REG_BGC_FGC_DAT__A 0xC2006A
#define FE_AG_REG_BGC_FGC_DAT__W 4
#define FE_AG_REG_BGC_FGC_DAT__M 0xF
-
-
-
-
#define FE_FS_SID 0x3
-
-
-
-
-
#define FE_FS_REG_COMM_EXEC__A 0xC30000
#define FE_FS_REG_COMM_EXEC__W 3
#define FE_FS_REG_COMM_EXEC__M 0x7
#define FE_FS_REG_COMM_MB_MUX_REAL 0x0
#define FE_FS_REG_COMM_MB_MUX_IMAG 0x4
-
#define FE_FS_REG_COMM_SERVICE0__A 0xC30003
#define FE_FS_REG_COMM_SERVICE0__W 10
#define FE_FS_REG_COMM_SERVICE0__M 0x3FF
#define FE_FS_REG_ADD_INC_LOP__M 0xFFFF
#define FE_FS_REG_ADD_INC_LOP_INIT 0x0
-
#define FE_FS_REG_ADD_INC_HIP__A 0xC30011
#define FE_FS_REG_ADD_INC_HIP__W 12
#define FE_FS_REG_ADD_INC_HIP__M 0xFFF
#define FE_FS_REG_ADD_INC_HIP_INIT 0x0
-
#define FE_FS_REG_ADD_OFF__A 0xC30012
#define FE_FS_REG_ADD_OFF__W 12
#define FE_FS_REG_ADD_OFF__M 0xFFF
#define FE_FS_REG_ADD_OFF_INIT 0x0
-
#define FE_FS_REG_ADD_OFF_VAL__A 0xC30013
#define FE_FS_REG_ADD_OFF_VAL__W 1
#define FE_FS_REG_ADD_OFF_VAL__M 0x1
#define FE_FS_REG_ADD_OFF_VAL_INIT 0x0
-
-
-
-
#define FE_FD_SID 0x4
-
-
-
-
-
#define FE_FD_REG_COMM_EXEC__A 0xC40000
#define FE_FD_REG_COMM_EXEC__W 3
#define FE_FD_REG_COMM_EXEC__M 0x7
#define FE_FD_REG_COMM_EXEC_CTL_HOLD 0x2
#define FE_FD_REG_COMM_EXEC_CTL_STEP 0x3
-
#define FE_FD_REG_COMM_MB__A 0xC40002
#define FE_FD_REG_COMM_MB__W 3
#define FE_FD_REG_COMM_MB__M 0x7
#define FE_FD_REG_COMM_INT_STA_NEW_MEAS__W 1
#define FE_FD_REG_COMM_INT_STA_NEW_MEAS__M 0x1
-
#define FE_FD_REG_COMM_INT_MSK__A 0xC40008
#define FE_FD_REG_COMM_INT_MSK__W 1
#define FE_FD_REG_COMM_INT_MSK__M 0x1
#define FE_FD_REG_COMM_INT_MSK_NEW_MEAS__W 1
#define FE_FD_REG_COMM_INT_MSK_NEW_MEAS__M 0x1
-
#define FE_FD_REG_SCL__A 0xC40010
#define FE_FD_REG_SCL__W 6
#define FE_FD_REG_SCL__M 0x3F
#define FE_FD_REG_POWER__W 10
#define FE_FD_REG_POWER__M 0x3FF
-
-
-
-
#define FE_IF_SID 0x5
-
-
-
-
-
#define FE_IF_REG_COMM_EXEC__A 0xC50000
#define FE_IF_REG_COMM_EXEC__W 3
#define FE_IF_REG_COMM_EXEC__M 0x7
#define FE_IF_REG_COMM_EXEC_CTL_HOLD 0x2
#define FE_IF_REG_COMM_EXEC_CTL_STEP 0x3
-
#define FE_IF_REG_COMM_MB__A 0xC50002
#define FE_IF_REG_COMM_MB__W 3
#define FE_IF_REG_COMM_MB__M 0x7
#define FE_IF_REG_COMM_MB_OBS_OFF 0x0
#define FE_IF_REG_COMM_MB_OBS_ON 0x2
-
#define FE_IF_REG_INCR0__A 0xC50010
#define FE_IF_REG_INCR0__W 16
#define FE_IF_REG_INCR0__M 0xFFFF
#define FE_IF_REG_INCR0_INIT 0x0
-
#define FE_IF_REG_INCR1__A 0xC50011
#define FE_IF_REG_INCR1__W 8
#define FE_IF_REG_INCR1__M 0xFF
#define FE_IF_REG_INCR1_INIT 0x28
-
-
-
-
#define FE_CF_SID 0x6
-
-
-
-
-
#define FE_CF_REG_COMM_EXEC__A 0xC60000
#define FE_CF_REG_COMM_EXEC__W 3
#define FE_CF_REG_COMM_EXEC__M 0x7
#define FE_CF_REG_COMM_EXEC_CTL_HOLD 0x2
#define FE_CF_REG_COMM_EXEC_CTL_STEP 0x3
-
#define FE_CF_REG_COMM_MB__A 0xC60002
#define FE_CF_REG_COMM_MB__W 3
#define FE_CF_REG_COMM_MB__M 0x7
#define FE_CF_REG_COMM_INT_STA_NEW_MEAS__W 1
#define FE_CF_REG_COMM_INT_STA_NEW_MEAS__M 0x1
-
#define FE_CF_REG_COMM_INT_MSK__A 0xC60008
#define FE_CF_REG_COMM_INT_MSK__W 2
#define FE_CF_REG_COMM_INT_MSK__M 0x3
#define FE_CF_REG_COMM_INT_MSK_NEW_MEAS__W 1
#define FE_CF_REG_COMM_INT_MSK_NEW_MEAS__M 0x1
-
#define FE_CF_REG_SCL__A 0xC60010
#define FE_CF_REG_SCL__W 9
#define FE_CF_REG_SCL__M 0x1FF
#define FE_CF_REG_POWER__W 10
#define FE_CF_REG_POWER__M 0x3FF
-
-
-
-
#define FE_CU_SID 0x7
-
-
-
-
-
#define FE_CU_REG_COMM_EXEC__A 0xC70000
#define FE_CU_REG_COMM_EXEC__W 3
#define FE_CU_REG_COMM_EXEC__M 0x7
#define FE_CU_REG_COMM_MB_MUX_REAL 0x0
#define FE_CU_REG_COMM_MB_MUX_IMAG 0x4
-
#define FE_CU_REG_COMM_SERVICE0__A 0xC70003
#define FE_CU_REG_COMM_SERVICE0__W 10
#define FE_CU_REG_COMM_SERVICE0__M 0x3FF
#define FE_CU_REG_COMM_INT_STA_FT_START__W 1
#define FE_CU_REG_COMM_INT_STA_FT_START__M 0x2
-
#define FE_CU_REG_COMM_INT_MSK__A 0xC70008
#define FE_CU_REG_COMM_INT_MSK__W 2
#define FE_CU_REG_COMM_INT_MSK__M 0x3
#define FE_CU_REG_COMM_INT_MSK_FT_START__W 1
#define FE_CU_REG_COMM_INT_MSK_FT_START__M 0x2
-
#define FE_CU_REG_MODE__A 0xC70010
#define FE_CU_REG_MODE__W 3
#define FE_CU_REG_MODE__M 0x7
#define FE_CU_REG_MODE_IFD_ENABLE 0x0
#define FE_CU_REG_MODE_IFD_DISABLE 0x4
-
#define FE_CU_REG_FRM_CNT_RST__A 0xC70011
#define FE_CU_REG_FRM_CNT_RST__W 15
#define FE_CU_REG_FRM_CNT_RST__M 0x7FFF
#define FE_CU_REG_FRM_CNT_RST_INIT 0x0
-
#define FE_CU_REG_FRM_CNT_STR__A 0xC70012
#define FE_CU_REG_FRM_CNT_STR__W 15
#define FE_CU_REG_FRM_CNT_STR__M 0x7FFF
#define FE_CU_REG_FRM_CNT_STR_INIT 0x0
-
#define FE_CU_REG_FRM_SMP_CNT__A 0xC70013
#define FE_CU_REG_FRM_SMP_CNT__W 15
#define FE_CU_REG_FRM_SMP_CNT__M 0x7FFF
#define FE_CU_REG_CTR_NF1_WLO__M 0x7FFF
#define FE_CU_REG_CTR_NF1_WLO_INIT 0x0
-
#define FE_CU_REG_CTR_NF1_WHI__A 0xC70018
#define FE_CU_REG_CTR_NF1_WHI__W 15
#define FE_CU_REG_CTR_NF1_WHI__M 0x7FFF
#define FE_CU_REG_CTR_NF1_WHI_INIT 0x0
-
#define FE_CU_REG_CTR_NF2_WLO__A 0xC70019
#define FE_CU_REG_CTR_NF2_WLO__W 15
#define FE_CU_REG_CTR_NF2_WLO__M 0x7FFF
#define FE_CU_REG_CTR_NF2_WLO_INIT 0x0
-
#define FE_CU_REG_CTR_NF2_WHI__A 0xC7001A
#define FE_CU_REG_CTR_NF2_WHI__W 15
#define FE_CU_REG_CTR_NF2_WHI__M 0x7FFF
#define FE_CU_REG_CTR_NF2_WHI_INIT 0x0
-
#define FE_CU_REG_DIV_NF1_REA__A 0xC7001B
#define FE_CU_REG_DIV_NF1_REA__W 12
#define FE_CU_REG_DIV_NF1_REA__M 0xFFF
#define FE_CU_REG_DIV_NF2_IMA__W 12
#define FE_CU_REG_DIV_NF2_IMA__M 0xFFF
-
-
#define FE_CU_BUF_RAM__A 0xC80000
-
-
#define FE_CU_CMP_RAM__A 0xC90000
-
-
-
-
#define FT_SID 0x8
-
-
-
-
#define FT_COMM_EXEC__A 0x1000000
#define FT_COMM_EXEC__W 3
#define FT_COMM_EXEC__M 0x7
#define FT_COMM_INT_MSK__W 16
#define FT_COMM_INT_MSK__M 0xFFFF
-
-
-
-
-
#define FT_REG_COMM_EXEC__A 0x1010000
#define FT_REG_COMM_EXEC__W 3
#define FT_REG_COMM_EXEC__M 0x7
#define FT_REG_COMM_EXEC_CTL_HOLD 0x2
#define FT_REG_COMM_EXEC_CTL_STEP 0x3
-
#define FT_REG_COMM_MB__A 0x1010002
#define FT_REG_COMM_MB__W 3
#define FT_REG_COMM_MB__M 0x7
#define FT_REG_COMM_INT_STA_NEW_MEAS__W 1
#define FT_REG_COMM_INT_STA_NEW_MEAS__M 0x1
-
#define FT_REG_COMM_INT_MSK__A 0x1010008
#define FT_REG_COMM_INT_MSK__W 2
#define FT_REG_COMM_INT_MSK__M 0x3
#define FT_REG_COMM_INT_MSK_NEW_MEAS__W 1
#define FT_REG_COMM_INT_MSK_NEW_MEAS__M 0x1
-
#define FT_REG_MODE_2K__A 0x1010010
#define FT_REG_MODE_2K__W 1
#define FT_REG_MODE_2K__M 0x1
#define FT_REG_MODE_2K_MODE_2K 0x1
#define FT_REG_MODE_2K_INIT 0x0
-
#define FT_REG_BUS_MOD__A 0x1010011
#define FT_REG_BUS_MOD__W 1
#define FT_REG_BUS_MOD__M 0x1
#define FT_REG_BUS_MOD_PILOT 0x1
#define FT_REG_BUS_MOD_INIT 0x0
-
#define FT_REG_BUS_REAL__A 0x1010012
#define FT_REG_BUS_REAL__W 10
#define FT_REG_BUS_REAL__M 0x3FF
#define FT_REG_BUS_REAL_INIT 0x0
-
#define FT_REG_BUS_IMAG__A 0x1010013
#define FT_REG_BUS_IMAG__W 10
#define FT_REG_BUS_IMAG__M 0x3FF
#define FT_REG_BUS_IMAG_INIT 0x0
-
#define FT_REG_BUS_VAL__A 0x1010014
#define FT_REG_BUS_VAL__W 1
#define FT_REG_BUS_VAL__M 0x1
#define FT_REG_BUS_VAL_INIT 0x0
-
#define FT_REG_PEAK__A 0x1010015
#define FT_REG_PEAK__W 11
#define FT_REG_PEAK__M 0x7FF
#define FT_REG_PEAK_INIT 0x0
-
#define FT_REG_NORM_OFF__A 0x1010016
#define FT_REG_NORM_OFF__W 4
#define FT_REG_NORM_OFF__M 0xF
#define FT_REG_NORM_OFF_INIT 0x2
-
-
#define FT_ST1_RAM__A 0x1020000
-
-
#define FT_ST2_RAM__A 0x1030000
-
-
#define FT_ST3_RAM__A 0x1040000
-
-
#define FT_ST5_RAM__A 0x1050000
-
-
#define FT_ST6_RAM__A 0x1060000
-
-
#define FT_ST8_RAM__A 0x1070000
-
-
#define FT_ST9_RAM__A 0x1080000
-
-
-
-
#define CP_SID 0x9
-
-
-
-
#define CP_COMM_EXEC__A 0x1400000
#define CP_COMM_EXEC__W 3
#define CP_COMM_EXEC__M 0x7
#define CP_COMM_INT_MSK__W 16
#define CP_COMM_INT_MSK__M 0xFFFF
-
-
-
-
-
#define CP_REG_COMM_EXEC__A 0x1410000
#define CP_REG_COMM_EXEC__W 3
#define CP_REG_COMM_EXEC__M 0x7
#define CP_REG_COMM_EXEC_CTL_HOLD 0x2
#define CP_REG_COMM_EXEC_CTL_STEP 0x3
-
#define CP_REG_COMM_MB__A 0x1410002
#define CP_REG_COMM_MB__W 3
#define CP_REG_COMM_MB__M 0x7
#define CP_REG_COMM_INT_STA_NEW_MEAS__W 1
#define CP_REG_COMM_INT_STA_NEW_MEAS__M 0x1
-
#define CP_REG_COMM_INT_MSK__A 0x1410008
#define CP_REG_COMM_INT_MSK__W 2
#define CP_REG_COMM_INT_MSK__M 0x3
#define CP_REG_COMM_INT_MSK_NEW_MEAS__W 1
#define CP_REG_COMM_INT_MSK_NEW_MEAS__M 0x1
-
#define CP_REG_MODE_2K__A 0x1410010
#define CP_REG_MODE_2K__W 1
#define CP_REG_MODE_2K__M 0x1
#define CP_REG_MODE_2K_INIT 0x0
-
#define CP_REG_INTERVAL__A 0x1410011
#define CP_REG_INTERVAL__W 4
#define CP_REG_INTERVAL__M 0xF
#define CP_REG_INTERVAL_INIT 0x5
-
#define CP_REG_SKIP_START0__A 0x1410012
#define CP_REG_SKIP_START0__W 13
#define CP_REG_SKIP_START0__M 0x1FFF
#define CP_REG_SKIP_START0_INIT 0x0
-
#define CP_REG_SKIP_STOP0__A 0x1410013
#define CP_REG_SKIP_STOP0__W 13
#define CP_REG_SKIP_STOP0__M 0x1FFF
#define CP_REG_SKIP_STOP0_INIT 0x0
-
#define CP_REG_SKIP_START1__A 0x1410014
#define CP_REG_SKIP_START1__W 13
#define CP_REG_SKIP_START1__M 0x1FFF
#define CP_REG_SKIP_START1_INIT 0x0
-
#define CP_REG_SKIP_STOP1__A 0x1410015
#define CP_REG_SKIP_STOP1__W 13
#define CP_REG_SKIP_STOP1__M 0x1FFF
#define CP_REG_SKIP_STOP1_INIT 0x0
-
#define CP_REG_SKIP_START2__A 0x1410016
#define CP_REG_SKIP_START2__W 13
#define CP_REG_SKIP_START2__M 0x1FFF
#define CP_REG_SKIP_START2_INIT 0x0
-
#define CP_REG_SKIP_STOP2__A 0x1410017
#define CP_REG_SKIP_STOP2__W 13
#define CP_REG_SKIP_STOP2__M 0x1FFF
#define CP_REG_SKIP_STOP2_INIT 0x0
-
#define CP_REG_SKIP_ENA__A 0x1410018
#define CP_REG_SKIP_ENA__W 3
#define CP_REG_SKIP_ENA__M 0x7
#define CP_REG_SKIP_ENA_CPD__M 0x4
#define CP_REG_SKIP_ENA_INIT 0x0
-
#define CP_REG_BR_MODE_MIX__A 0x1410020
#define CP_REG_BR_MODE_MIX__W 1
#define CP_REG_BR_MODE_MIX__M 0x1
#define CP_REG_BR_MODE_MIX_INIT 0x0
-
#define CP_REG_BR_SMB_NR__A 0x1410021
#define CP_REG_BR_SMB_NR__W 3
#define CP_REG_BR_SMB_NR__M 0x7
#define CP_REG_BR_SMB_NR_VAL__M 0x4
#define CP_REG_BR_SMB_NR_INIT 0x0
-
#define CP_REG_BR_CP_SMB_NR__A 0x1410022
#define CP_REG_BR_CP_SMB_NR__W 2
#define CP_REG_BR_CP_SMB_NR__M 0x3
#define CP_REG_BR_CP_SMB_NR_INIT 0x0
-
#define CP_REG_BR_SPL_OFFSET__A 0x1410023
#define CP_REG_BR_SPL_OFFSET__W 3
#define CP_REG_BR_SPL_OFFSET__M 0x7
#define CP_REG_BR_SPL_OFFSET_INIT 0x0
-
#define CP_REG_BR_STR_DEL__A 0x1410024
#define CP_REG_BR_STR_DEL__W 10
#define CP_REG_BR_STR_DEL__M 0x3FF
#define CP_REG_BR_STR_DEL_INIT 0xA
-
#define CP_REG_RT_ANG_INC0__A 0x1410030
#define CP_REG_RT_ANG_INC0__W 16
#define CP_REG_RT_ANG_INC0__M 0xFFFF
#define CP_REG_RT_ANG_INC0_INIT 0x0
-
#define CP_REG_RT_ANG_INC1__A 0x1410031
#define CP_REG_RT_ANG_INC1__W 8
#define CP_REG_RT_ANG_INC1__M 0xFF
#define CP_REG_RT_ANG_INC1_INIT 0x0
-
#define CP_REG_RT_DETECT_ENA__A 0x1410032
#define CP_REG_RT_DETECT_ENA__W 2
#define CP_REG_RT_DETECT_ENA__M 0x3
#define CP_REG_RT_DETECT_ENA_CONTINUOUS__M 0x2
#define CP_REG_RT_DETECT_ENA_INIT 0x0
-
#define CP_REG_RT_DETECT_TRH__A 0x1410033
#define CP_REG_RT_DETECT_TRH__W 2
#define CP_REG_RT_DETECT_TRH__M 0x3
#define CP_REG_RT_DETECT_TRH_INIT 0x3
-
#define CP_REG_RT_SPD_RELIABLE__A 0x1410034
#define CP_REG_RT_SPD_RELIABLE__W 3
#define CP_REG_RT_SPD_RELIABLE__M 0x7
#define CP_REG_RT_SPD_RELIABLE_INIT 0x0
-
#define CP_REG_RT_SPD_DIRECTION__A 0x1410035
#define CP_REG_RT_SPD_DIRECTION__W 1
#define CP_REG_RT_SPD_DIRECTION__M 0x1
#define CP_REG_RT_SPD_DIRECTION_INIT 0x0
-
#define CP_REG_RT_SPD_MOD__A 0x1410036
#define CP_REG_RT_SPD_MOD__W 2
#define CP_REG_RT_SPD_MOD__M 0x3
#define CP_REG_RT_SPD_MOD_INIT 0x0
-
#define CP_REG_RT_SPD_SMB__A 0x1410037
#define CP_REG_RT_SPD_SMB__W 2
#define CP_REG_RT_SPD_SMB__M 0x3
#define CP_REG_RT_SPD_SMB_INIT 0x0
-
#define CP_REG_RT_CPD_MODE__A 0x1410038
#define CP_REG_RT_CPD_MODE__W 3
#define CP_REG_RT_CPD_MODE__M 0x7
#define CP_REG_RT_CPD_MODE_ADD__M 0x4
#define CP_REG_RT_CPD_MODE_INIT 0x0
-
#define CP_REG_RT_CPD_RELIABLE__A 0x1410039
#define CP_REG_RT_CPD_RELIABLE__W 3
#define CP_REG_RT_CPD_RELIABLE__M 0x7
#define CP_REG_RT_CPD_RELIABLE_INIT 0x0
-
#define CP_REG_RT_CPD_BIN__A 0x141003A
#define CP_REG_RT_CPD_BIN__W 5
#define CP_REG_RT_CPD_BIN__M 0x1F
#define CP_REG_RT_CPD_BIN_INIT 0x0
-
#define CP_REG_RT_CPD_MAX__A 0x141003B
#define CP_REG_RT_CPD_MAX__W 4
#define CP_REG_RT_CPD_MAX__M 0xF
#define CP_REG_RT_CPD_MAX_INIT 0x0
-
#define CP_REG_RT_SUPR_VAL__A 0x141003C
#define CP_REG_RT_SUPR_VAL__W 2
#define CP_REG_RT_SUPR_VAL__M 0x3
#define CP_REG_RT_SUPR_VAL_DL__M 0x2
#define CP_REG_RT_SUPR_VAL_INIT 0x0
-
#define CP_REG_RT_EXP_AVE__A 0x141003D
#define CP_REG_RT_EXP_AVE__W 5
#define CP_REG_RT_EXP_AVE__M 0x1F
#define CP_REG_RT_EXP_AVE_INIT 0x0
-
#define CP_REG_RT_EXP_MARG__A 0x141003E
#define CP_REG_RT_EXP_MARG__W 5
#define CP_REG_RT_EXP_MARG__M 0x1F
#define CP_REG_RT_EXP_MARG_INIT 0x0
-
#define CP_REG_AC_NEXP_OFFS__A 0x1410040
#define CP_REG_AC_NEXP_OFFS__W 8
#define CP_REG_AC_NEXP_OFFS__M 0xFF
#define CP_REG_AC_NEXP_OFFS_INIT 0x0
-
#define CP_REG_AC_AVER_POW__A 0x1410041
#define CP_REG_AC_AVER_POW__W 8
#define CP_REG_AC_AVER_POW__M 0xFF
#define CP_REG_AC_AVER_POW_INIT 0x5F
-
#define CP_REG_AC_MAX_POW__A 0x1410042
#define CP_REG_AC_MAX_POW__W 8
#define CP_REG_AC_MAX_POW__M 0xFF
#define CP_REG_AC_MAX_POW_INIT 0x7A
-
#define CP_REG_AC_WEIGHT_MAN__A 0x1410043
#define CP_REG_AC_WEIGHT_MAN__W 6
#define CP_REG_AC_WEIGHT_MAN__M 0x3F
#define CP_REG_AC_WEIGHT_MAN_INIT 0x31
-
#define CP_REG_AC_WEIGHT_EXP__A 0x1410044
#define CP_REG_AC_WEIGHT_EXP__W 5
#define CP_REG_AC_WEIGHT_EXP__M 0x1F
#define CP_REG_AC_WEIGHT_EXP_INIT 0x10
-
#define CP_REG_AC_GAIN_MAN__A 0x1410045
#define CP_REG_AC_GAIN_MAN__W 16
#define CP_REG_AC_GAIN_MAN__M 0xFFFF
#define CP_REG_AC_GAIN_MAN_INIT 0x0
-
#define CP_REG_AC_GAIN_EXP__A 0x1410046
#define CP_REG_AC_GAIN_EXP__W 5
#define CP_REG_AC_GAIN_EXP__M 0x1F
#define CP_REG_AC_GAIN_EXP_INIT 0x0
-
#define CP_REG_AC_AMP_MODE__A 0x1410047
#define CP_REG_AC_AMP_MODE__W 2
#define CP_REG_AC_AMP_MODE__M 0x3
#define CP_REG_AC_AMP_MODE_FIXED 0x2
#define CP_REG_AC_AMP_MODE_INIT 0x2
-
#define CP_REG_AC_AMP_FIX__A 0x1410048
#define CP_REG_AC_AMP_FIX__W 14
#define CP_REG_AC_AMP_FIX__M 0x3FFF
#define CP_REG_AC_AMP_FIX_INIT 0x1FF
-
#define CP_REG_AC_AMP_READ__A 0x1410049
#define CP_REG_AC_AMP_READ__W 14
#define CP_REG_AC_AMP_READ__M 0x3FFF
#define CP_REG_AC_AMP_READ_INIT 0x0
-
#define CP_REG_AC_ANG_MODE__A 0x141004A
#define CP_REG_AC_ANG_MODE__W 2
#define CP_REG_AC_ANG_MODE__M 0x3
#define CP_REG_AC_ANG_MODE_OFFSET 0x3
#define CP_REG_AC_ANG_MODE_INIT 0x3
-
#define CP_REG_AC_ANG_OFFS__A 0x141004B
#define CP_REG_AC_ANG_OFFS__W 14
#define CP_REG_AC_ANG_OFFS__M 0x3FFF
#define CP_REG_AC_ANG_OFFS_INIT 0x0
-
#define CP_REG_AC_ANG_READ__A 0x141004C
#define CP_REG_AC_ANG_READ__W 16
#define CP_REG_AC_ANG_READ__M 0xFFFF
#define CP_REG_AC_ANG_READ_INIT 0x0
-
#define CP_REG_DL_MB_WR_ADDR__A 0x1410050
#define CP_REG_DL_MB_WR_ADDR__W 15
#define CP_REG_DL_MB_WR_ADDR__M 0x7FFF
#define CP_REG_DL_MB_WR_ADDR_INIT 0x0
-
#define CP_REG_DL_MB_WR_CTR__A 0x1410051
#define CP_REG_DL_MB_WR_CTR__W 5
#define CP_REG_DL_MB_WR_CTR__M 0x1F
#define CP_REG_DL_MB_WR_CTR_CTR__M 0x1
#define CP_REG_DL_MB_WR_CTR_INIT 0x0
-
#define CP_REG_DL_MB_RD_ADDR__A 0x1410052
#define CP_REG_DL_MB_RD_ADDR__W 15
#define CP_REG_DL_MB_RD_ADDR__M 0x7FFF
#define CP_REG_DL_MB_RD_ADDR_INIT 0x0
-
#define CP_REG_DL_MB_RD_CTR__A 0x1410053
#define CP_REG_DL_MB_RD_CTR__W 11
#define CP_REG_DL_MB_RD_CTR__M 0x7FF
#define CP_REG_DL_MB_RD_CTR_CTR__M 0x1
#define CP_REG_DL_MB_RD_CTR_INIT 0x0
-
-
#define CP_BR_BUF_RAM__A 0x1420000
-
-
#define CP_BR_CPL_RAM__A 0x1430000
-
-
#define CP_PB_DL0_RAM__A 0x1440000
-
-
#define CP_PB_DL1_RAM__A 0x1450000
-
-
#define CP_PB_DL2_RAM__A 0x1460000
-
-
-
-
#define CE_SID 0xA
-
-
-
-
#define CE_COMM_EXEC__A 0x1800000
#define CE_COMM_EXEC__W 3
#define CE_COMM_EXEC__M 0x7
#define CE_COMM_INT_MSK__W 16
#define CE_COMM_INT_MSK__M 0xFFFF
-
-
-
-
-
#define CE_REG_COMM_EXEC__A 0x1810000
#define CE_REG_COMM_EXEC__W 3
#define CE_REG_COMM_EXEC__M 0x7
#define CE_REG_COMM_EXEC_CTL_HOLD 0x2
#define CE_REG_COMM_EXEC_CTL_STEP 0x3
-
#define CE_REG_COMM_MB__A 0x1810002
#define CE_REG_COMM_MB__W 4
#define CE_REG_COMM_MB__M 0xF
#define CE_REG_COMM_INT_STA_CE_FI__W 1
#define CE_REG_COMM_INT_STA_CE_FI__M 0x4
-
#define CE_REG_COMM_INT_MSK__A 0x1810008
#define CE_REG_COMM_INT_MSK__W 3
#define CE_REG_COMM_INT_MSK__M 0x7
#define CE_REG_COMM_INT_MSK_CE_FI__W 1
#define CE_REG_COMM_INT_MSK_CE_FI__M 0x4
-
#define CE_REG_2K__A 0x1810010
#define CE_REG_2K__W 1
#define CE_REG_2K__M 0x1
#define CE_REG_2K_INIT 0x0
-
#define CE_REG_TAPSET__A 0x1810011
#define CE_REG_TAPSET__W 2
#define CE_REG_TAPSET__M 0x3
-
-
#define CE_REG_TAPSET_MOTION_INIT 0x0
#define CE_REG_TAPSET_MOTION_NO 0x0
#define CE_REG_TAPSET_MOTION_UNDEFINED 0x3
-
#define CE_REG_AVG_POW__A 0x1810012
#define CE_REG_AVG_POW__W 8
#define CE_REG_AVG_POW__M 0xFF
#define CE_REG_AVG_POW_INIT 0x0
-
#define CE_REG_MAX_POW__A 0x1810013
#define CE_REG_MAX_POW__W 8
#define CE_REG_MAX_POW__M 0xFF
#define CE_REG_MAX_POW_INIT 0x0
-
#define CE_REG_ATT__A 0x1810014
#define CE_REG_ATT__W 8
#define CE_REG_ATT__M 0xFF
#define CE_REG_ATT_INIT 0x0
-
#define CE_REG_NRED__A 0x1810015
#define CE_REG_NRED__W 6
#define CE_REG_NRED__M 0x3F
#define CE_REG_NRED_INIT 0x0
-
#define CE_REG_PU_SIGN__A 0x1810020
#define CE_REG_PU_SIGN__W 1
#define CE_REG_PU_SIGN__M 0x1
#define CE_REG_PU_SIGN_INIT 0x0
-
#define CE_REG_PU_MIX__A 0x1810021
#define CE_REG_PU_MIX__W 7
#define CE_REG_PU_MIX__M 0x7F
#define CE_REG_PU_MIX_INIT 0x0
-
#define CE_REG_PB_PILOT_REQ__A 0x1810030
#define CE_REG_PB_PILOT_REQ__W 15
#define CE_REG_PB_PILOT_REQ__M 0x7FFF
#define CE_REG_PB_PILOT_REQ_PILOT_ADR__W 12
#define CE_REG_PB_PILOT_REQ_PILOT_ADR__M 0xFFF
-
#define CE_REG_PB_PILOT_REQ_VALID__A 0x1810031
#define CE_REG_PB_PILOT_REQ_VALID__W 1
#define CE_REG_PB_PILOT_REQ_VALID__M 0x1
#define CE_REG_PB_PILOT_REQ_VALID_INIT 0x0
-
#define CE_REG_PB_FREEZE__A 0x1810032
#define CE_REG_PB_FREEZE__W 1
#define CE_REG_PB_FREEZE__M 0x1
#define CE_REG_PB_FREEZE_INIT 0x0
-
#define CE_REG_PB_PILOT_EXP__A 0x1810038
#define CE_REG_PB_PILOT_EXP__W 4
#define CE_REG_PB_PILOT_EXP__M 0xF
#define CE_REG_PB_PILOT_EXP_INIT 0x0
-
#define CE_REG_PB_PILOT_REAL__A 0x1810039
#define CE_REG_PB_PILOT_REAL__W 10
#define CE_REG_PB_PILOT_REAL__M 0x3FF
#define CE_REG_PB_PILOT_REAL_INIT 0x0
-
#define CE_REG_PB_PILOT_IMAG__A 0x181003A
#define CE_REG_PB_PILOT_IMAG__W 10
#define CE_REG_PB_PILOT_IMAG__M 0x3FF
#define CE_REG_PB_PILOT_IMAG_INIT 0x0
-
#define CE_REG_PB_SMBNR__A 0x181003B
#define CE_REG_PB_SMBNR__W 5
#define CE_REG_PB_SMBNR__M 0x1F
#define CE_REG_PB_SMBNR_INIT 0x0
-
#define CE_REG_NE_PILOT_REQ__A 0x1810040
#define CE_REG_NE_PILOT_REQ__W 12
#define CE_REG_NE_PILOT_REQ__M 0xFFF
#define CE_REG_NE_PILOT_REQ_INIT 0x0
-
#define CE_REG_NE_PILOT_REQ_VALID__A 0x1810041
#define CE_REG_NE_PILOT_REQ_VALID__W 2
#define CE_REG_NE_PILOT_REQ_VALID__M 0x3
#define CE_REG_NE_PILOT_REQ_VALID_READ_VALID__W 1
#define CE_REG_NE_PILOT_REQ_VALID_READ_VALID__M 0x1
-
#define CE_REG_NE_PILOT_DATA__A 0x1810042
#define CE_REG_NE_PILOT_DATA__W 10
#define CE_REG_NE_PILOT_DATA__M 0x3FF
#define CE_REG_NE_PILOT_DATA_INIT 0x0
-
#define CE_REG_NE_ERR_SELECT__A 0x1810043
#define CE_REG_NE_ERR_SELECT__W 3
#define CE_REG_NE_ERR_SELECT__M 0x7
#define CE_REG_NE_ERR_SELECT_TD_ENABLE__W 1
#define CE_REG_NE_ERR_SELECT_TD_ENABLE__M 0x1
-
#define CE_REG_NE_TD_CAL__A 0x1810044
#define CE_REG_NE_TD_CAL__W 9
#define CE_REG_NE_TD_CAL__M 0x1FF
#define CE_REG_NE_TD_CAL_INIT 0x0
-
#define CE_REG_NE_FD_CAL__A 0x1810045
#define CE_REG_NE_FD_CAL__W 9
#define CE_REG_NE_FD_CAL__M 0x1FF
#define CE_REG_NE_FD_CAL_INIT 0x0
-
#define CE_REG_NE_MIXAVG__A 0x1810046
#define CE_REG_NE_MIXAVG__W 3
#define CE_REG_NE_MIXAVG__M 0x7
#define CE_REG_NE_MIXAVG_INIT 0x0
-
#define CE_REG_NE_NUPD_OFS__A 0x1810047
#define CE_REG_NE_NUPD_OFS__W 7
#define CE_REG_NE_NUPD_OFS__M 0x7F
#define CE_REG_NE_NUPD_OFS_INIT 0x0
-
#define CE_REG_NE_TD_POW__A 0x1810048
#define CE_REG_NE_TD_POW__W 15
#define CE_REG_NE_TD_POW__M 0x7FFF
#define CE_REG_NE_TD_POW_MANTISSA__W 10
#define CE_REG_NE_TD_POW_MANTISSA__M 0x3FF
-
#define CE_REG_NE_FD_POW__A 0x1810049
#define CE_REG_NE_FD_POW__W 15
#define CE_REG_NE_FD_POW__M 0x7FFF
#define CE_REG_NE_FD_POW_MANTISSA__W 10
#define CE_REG_NE_FD_POW_MANTISSA__M 0x3FF
-
#define CE_REG_NE_NEXP_AVG__A 0x181004A
#define CE_REG_NE_NEXP_AVG__W 8
#define CE_REG_NE_NEXP_AVG__M 0xFF
#define CE_REG_NE_NEXP_AVG_INIT 0x0
-
#define CE_REG_NE_OFFSET__A 0x181004B
#define CE_REG_NE_OFFSET__W 9
#define CE_REG_NE_OFFSET__M 0x1FF
#define CE_REG_NE_OFFSET_INIT 0x0
-
#define CE_REG_PE_NEXP_OFFS__A 0x1810050
#define CE_REG_PE_NEXP_OFFS__W 8
#define CE_REG_PE_NEXP_OFFS__M 0xFF
#define CE_REG_PE_NEXP_OFFS_INIT 0x0
-
#define CE_REG_PE_TIMESHIFT__A 0x1810051
#define CE_REG_PE_TIMESHIFT__W 14
#define CE_REG_PE_TIMESHIFT__M 0x3FFF
#define CE_REG_PE_TIMESHIFT_INIT 0x0
-
#define CE_REG_PE_DIF_REAL_L__A 0x1810052
#define CE_REG_PE_DIF_REAL_L__W 16
#define CE_REG_PE_DIF_REAL_L__M 0xFFFF
#define CE_REG_PE_DIF_REAL_L_INIT 0x0
-
#define CE_REG_PE_DIF_IMAG_L__A 0x1810053
#define CE_REG_PE_DIF_IMAG_L__W 16
#define CE_REG_PE_DIF_IMAG_L__M 0xFFFF
#define CE_REG_PE_DIF_IMAG_L_INIT 0x0
-
#define CE_REG_PE_DIF_REAL_R__A 0x1810054
#define CE_REG_PE_DIF_REAL_R__W 16
#define CE_REG_PE_DIF_REAL_R__M 0xFFFF
#define CE_REG_PE_DIF_REAL_R_INIT 0x0
-
#define CE_REG_PE_DIF_IMAG_R__A 0x1810055
#define CE_REG_PE_DIF_IMAG_R__W 16
#define CE_REG_PE_DIF_IMAG_R__M 0xFFFF
#define CE_REG_PE_DIF_IMAG_R_INIT 0x0
-
#define CE_REG_PE_ABS_REAL_L__A 0x1810056
#define CE_REG_PE_ABS_REAL_L__W 16
#define CE_REG_PE_ABS_REAL_L__M 0xFFFF
#define CE_REG_PE_ABS_REAL_L_INIT 0x0
-
#define CE_REG_PE_ABS_IMAG_L__A 0x1810057
#define CE_REG_PE_ABS_IMAG_L__W 16
#define CE_REG_PE_ABS_IMAG_L__M 0xFFFF
#define CE_REG_PE_ABS_IMAG_L_INIT 0x0
-
#define CE_REG_PE_ABS_REAL_R__A 0x1810058
#define CE_REG_PE_ABS_REAL_R__W 16
#define CE_REG_PE_ABS_REAL_R__M 0xFFFF
#define CE_REG_PE_ABS_REAL_R_INIT 0x0
-
#define CE_REG_PE_ABS_IMAG_R__A 0x1810059
#define CE_REG_PE_ABS_IMAG_R__W 16
#define CE_REG_PE_ABS_IMAG_R__M 0xFFFF
#define CE_REG_PE_ABS_IMAG_R_INIT 0x0
-
#define CE_REG_PE_ABS_EXP_L__A 0x181005A
#define CE_REG_PE_ABS_EXP_L__W 5
#define CE_REG_PE_ABS_EXP_L__M 0x1F
#define CE_REG_PE_ABS_EXP_L_INIT 0x0
-
#define CE_REG_PE_ABS_EXP_R__A 0x181005B
#define CE_REG_PE_ABS_EXP_R__W 5
#define CE_REG_PE_ABS_EXP_R__M 0x1F
#define CE_REG_PE_ABS_EXP_R_INIT 0x0
-
#define CE_REG_TP_UPDATE_MODE__A 0x1810060
#define CE_REG_TP_UPDATE_MODE__W 1
#define CE_REG_TP_UPDATE_MODE__M 0x1
#define CE_REG_TP_UPDATE_MODE_INIT 0x0
-
#define CE_REG_TP_LMS_TAP_ON__A 0x1810061
#define CE_REG_TP_LMS_TAP_ON__W 1
#define CE_REG_TP_LMS_TAP_ON__M 0x1
#define CE_REG_TP_DOPP_ENERGY_MANTISSA__W 10
#define CE_REG_TP_DOPP_ENERGY_MANTISSA__M 0x3FF
-
#define CE_REG_TP_DOPP_DIFF_ENERGY__A 0x181006D
#define CE_REG_TP_DOPP_DIFF_ENERGY__W 15
#define CE_REG_TP_DOPP_DIFF_ENERGY__M 0x7FFF
#define CE_REG_TP_DOPP_DIFF_ENERGY_MANTISSA__W 10
#define CE_REG_TP_DOPP_DIFF_ENERGY_MANTISSA__M 0x3FF
-
#define CE_REG_TP_A0_TAP_ENERGY__A 0x181006E
#define CE_REG_TP_A0_TAP_ENERGY__W 15
#define CE_REG_TP_A0_TAP_ENERGY__M 0x7FFF
#define CE_REG_TP_A0_TAP_ENERGY_MANTISSA__W 10
#define CE_REG_TP_A0_TAP_ENERGY_MANTISSA__M 0x3FF
-
#define CE_REG_TP_A1_TAP_ENERGY__A 0x181006F
#define CE_REG_TP_A1_TAP_ENERGY__W 15
#define CE_REG_TP_A1_TAP_ENERGY__M 0x7FFF
#define CE_REG_TP_A1_TAP_ENERGY_MANTISSA__W 10
#define CE_REG_TP_A1_TAP_ENERGY_MANTISSA__M 0x3FF
-
#define CE_REG_TI_NEXP_OFFS__A 0x1810070
#define CE_REG_TI_NEXP_OFFS__W 8
#define CE_REG_TI_NEXP_OFFS__M 0xFF
#define CE_REG_TI_NEXP_OFFS_INIT 0x0
-
#define CE_REG_TI_PEAK__A 0x1810071
#define CE_REG_TI_PEAK__W 8
#define CE_REG_TI_PEAK__M 0xFF
#define CE_REG_TI_PEAK_INIT 0x0
-
#define CE_REG_FI_SHT_INCR__A 0x1810090
#define CE_REG_FI_SHT_INCR__W 7
#define CE_REG_FI_SHT_INCR__M 0x7F
#define CE_REG_FI_SHT_INCR_INIT 0x9
-
#define CE_REG_FI_EXP_NORM__A 0x1810091
#define CE_REG_FI_EXP_NORM__W 4
#define CE_REG_FI_EXP_NORM__M 0xF
#define CE_REG_FI_EXP_NORM_INIT 0x4
-
#define CE_REG_FI_SUPR_VAL__A 0x1810092
#define CE_REG_FI_SUPR_VAL__W 1
#define CE_REG_FI_SUPR_VAL__M 0x1
#define CE_REG_FI_SUPR_VAL_INIT 0x1
-
#define CE_REG_IR_INPUTSEL__A 0x18100A0
#define CE_REG_IR_INPUTSEL__W 1
#define CE_REG_IR_INPUTSEL__M 0x1
#define CE_REG_IR_INPUTSEL_INIT 0x0
-
#define CE_REG_IR_STARTPOS__A 0x18100A1
#define CE_REG_IR_STARTPOS__W 8
#define CE_REG_IR_STARTPOS__M 0xFF
#define CE_REG_IR_STARTPOS_INIT 0x0
-
#define CE_REG_IR_NEXP_THRES__A 0x18100A2
#define CE_REG_IR_NEXP_THRES__W 8
#define CE_REG_IR_NEXP_THRES__M 0xFF
#define CE_REG_IR_NEXP_THRES_INIT 0x0
-
#define CE_REG_IR_LENGTH__A 0x18100A3
#define CE_REG_IR_LENGTH__W 4
#define CE_REG_IR_LENGTH__M 0xF
#define CE_REG_IR_LENGTH_INIT 0x0
-
#define CE_REG_IR_FREQ__A 0x18100A4
#define CE_REG_IR_FREQ__W 11
#define CE_REG_IR_FREQ__M 0x7FF
#define CE_REG_IR_FREQ_INIT 0x0
-
#define CE_REG_IR_FREQINC__A 0x18100A5
#define CE_REG_IR_FREQINC__W 11
#define CE_REG_IR_FREQINC__M 0x7FF
#define CE_REG_IR_FREQINC_INIT 0x0
-
#define CE_REG_IR_KAISINC__A 0x18100A6
#define CE_REG_IR_KAISINC__W 15
#define CE_REG_IR_KAISINC__M 0x7FFF
#define CE_REG_IR_KAISINC_INIT 0x0
-
#define CE_REG_IR_CTL__A 0x18100A7
#define CE_REG_IR_CTL__W 3
#define CE_REG_IR_CTL__M 0x7
#define CE_REG_IR_CTL_INIT 0x0
-
#define CE_REG_IR_REAL__A 0x18100A8
#define CE_REG_IR_REAL__W 16
#define CE_REG_IR_REAL__M 0xFFFF
#define CE_REG_IR_REAL_INIT 0x0
-
#define CE_REG_IR_IMAG__A 0x18100A9
#define CE_REG_IR_IMAG__W 16
#define CE_REG_IR_IMAG__M 0xFFFF
#define CE_REG_IR_IMAG_INIT 0x0
-
#define CE_REG_IR_INDEX__A 0x18100AA
#define CE_REG_IR_INDEX__W 12
#define CE_REG_IR_INDEX__M 0xFFF
#define CE_REG_IR_INDEX_INIT 0x0
-
-
-
#define CE_REG_FR_TREAL00__A 0x1820010
#define CE_REG_FR_TREAL00__W 11
#define CE_REG_FR_TREAL00__M 0x7FF
#define CE_REG_FR_TREAL00_INIT 0x52
-
#define CE_REG_FR_TIMAG00__A 0x1820011
#define CE_REG_FR_TIMAG00__W 11
#define CE_REG_FR_TIMAG00__M 0x7FF
#define CE_REG_FR_TIMAG00_INIT 0x0
-
#define CE_REG_FR_TREAL01__A 0x1820012
#define CE_REG_FR_TREAL01__W 11
#define CE_REG_FR_TREAL01__M 0x7FF
#define CE_REG_FR_TREAL01_INIT 0x52
-
#define CE_REG_FR_TIMAG01__A 0x1820013
#define CE_REG_FR_TIMAG01__W 11
#define CE_REG_FR_TIMAG01__M 0x7FF
#define CE_REG_FR_TIMAG01_INIT 0x0
-
#define CE_REG_FR_TREAL02__A 0x1820014
#define CE_REG_FR_TREAL02__W 11
#define CE_REG_FR_TREAL02__M 0x7FF
#define CE_REG_FR_TREAL02_INIT 0x52
-
#define CE_REG_FR_TIMAG02__A 0x1820015
#define CE_REG_FR_TIMAG02__W 11
#define CE_REG_FR_TIMAG02__M 0x7FF
#define CE_REG_FR_TIMAG02_INIT 0x0
-
#define CE_REG_FR_TREAL03__A 0x1820016
#define CE_REG_FR_TREAL03__W 11
#define CE_REG_FR_TREAL03__M 0x7FF
#define CE_REG_FR_TREAL03_INIT 0x52
-
#define CE_REG_FR_TIMAG03__A 0x1820017
#define CE_REG_FR_TIMAG03__W 11
#define CE_REG_FR_TIMAG03__M 0x7FF
#define CE_REG_FR_TIMAG03_INIT 0x0
-
#define CE_REG_FR_TREAL04__A 0x1820018
#define CE_REG_FR_TREAL04__W 11
#define CE_REG_FR_TREAL04__M 0x7FF
#define CE_REG_FR_TREAL04_INIT 0x52
-
#define CE_REG_FR_TIMAG04__A 0x1820019
#define CE_REG_FR_TIMAG04__W 11
#define CE_REG_FR_TIMAG04__M 0x7FF
#define CE_REG_FR_TIMAG04_INIT 0x0
-
#define CE_REG_FR_TREAL05__A 0x182001A
#define CE_REG_FR_TREAL05__W 11
#define CE_REG_FR_TREAL05__M 0x7FF
#define CE_REG_FR_TREAL05_INIT 0x52
-
#define CE_REG_FR_TIMAG05__A 0x182001B
#define CE_REG_FR_TIMAG05__W 11
#define CE_REG_FR_TIMAG05__M 0x7FF
#define CE_REG_FR_TIMAG05_INIT 0x0
-
#define CE_REG_FR_TREAL06__A 0x182001C
#define CE_REG_FR_TREAL06__W 11
#define CE_REG_FR_TREAL06__M 0x7FF
#define CE_REG_FR_TREAL06_INIT 0x52
-
#define CE_REG_FR_TIMAG06__A 0x182001D
#define CE_REG_FR_TIMAG06__W 11
#define CE_REG_FR_TIMAG06__M 0x7FF
#define CE_REG_FR_TIMAG06_INIT 0x0
-
#define CE_REG_FR_TREAL07__A 0x182001E
#define CE_REG_FR_TREAL07__W 11
#define CE_REG_FR_TREAL07__M 0x7FF
#define CE_REG_FR_TREAL07_INIT 0x52
-
#define CE_REG_FR_TIMAG07__A 0x182001F
#define CE_REG_FR_TIMAG07__W 11
#define CE_REG_FR_TIMAG07__M 0x7FF
#define CE_REG_FR_TIMAG07_INIT 0x0
-
#define CE_REG_FR_TREAL08__A 0x1820020
#define CE_REG_FR_TREAL08__W 11
#define CE_REG_FR_TREAL08__M 0x7FF
#define CE_REG_FR_TREAL08_INIT 0x52
-
#define CE_REG_FR_TIMAG08__A 0x1820021
#define CE_REG_FR_TIMAG08__W 11
#define CE_REG_FR_TIMAG08__M 0x7FF
#define CE_REG_FR_TIMAG08_INIT 0x0
-
#define CE_REG_FR_TREAL09__A 0x1820022
#define CE_REG_FR_TREAL09__W 11
#define CE_REG_FR_TREAL09__M 0x7FF
#define CE_REG_FR_TREAL09_INIT 0x52
-
#define CE_REG_FR_TIMAG09__A 0x1820023
#define CE_REG_FR_TIMAG09__W 11
#define CE_REG_FR_TIMAG09__M 0x7FF
#define CE_REG_FR_TIMAG09_INIT 0x0
-
#define CE_REG_FR_TREAL10__A 0x1820024
#define CE_REG_FR_TREAL10__W 11
#define CE_REG_FR_TREAL10__M 0x7FF
#define CE_REG_FR_TREAL10_INIT 0x52
-
#define CE_REG_FR_TIMAG10__A 0x1820025
#define CE_REG_FR_TIMAG10__W 11
#define CE_REG_FR_TIMAG10__M 0x7FF
#define CE_REG_FR_TIMAG10_INIT 0x0
-
#define CE_REG_FR_TREAL11__A 0x1820026
#define CE_REG_FR_TREAL11__W 11
#define CE_REG_FR_TREAL11__M 0x7FF
#define CE_REG_FR_TREAL11_INIT 0x52
-
#define CE_REG_FR_TIMAG11__A 0x1820027
#define CE_REG_FR_TIMAG11__W 11
#define CE_REG_FR_TIMAG11__M 0x7FF
#define CE_REG_FR_TIMAG11_INIT 0x0
-
#define CE_REG_FR_MID_TAP__A 0x1820028
#define CE_REG_FR_MID_TAP__W 11
#define CE_REG_FR_MID_TAP__M 0x7FF
#define CE_REG_FR_MID_TAP_INIT 0x51
-
#define CE_REG_FR_SQS_G00__A 0x1820029
#define CE_REG_FR_SQS_G00__W 8
#define CE_REG_FR_SQS_G00__M 0xFF
#define CE_REG_FR_SQS_G00_INIT 0xB
-
#define CE_REG_FR_SQS_G01__A 0x182002A
#define CE_REG_FR_SQS_G01__W 8
#define CE_REG_FR_SQS_G01__M 0xFF
#define CE_REG_FR_SQS_G01_INIT 0xB
-
#define CE_REG_FR_SQS_G02__A 0x182002B
#define CE_REG_FR_SQS_G02__W 8
#define CE_REG_FR_SQS_G02__M 0xFF
#define CE_REG_FR_SQS_G02_INIT 0xB
-
#define CE_REG_FR_SQS_G03__A 0x182002C
#define CE_REG_FR_SQS_G03__W 8
#define CE_REG_FR_SQS_G03__M 0xFF
#define CE_REG_FR_SQS_G03_INIT 0xB
-
#define CE_REG_FR_SQS_G04__A 0x182002D
#define CE_REG_FR_SQS_G04__W 8
#define CE_REG_FR_SQS_G04__M 0xFF
#define CE_REG_FR_SQS_G04_INIT 0xB
-
#define CE_REG_FR_SQS_G05__A 0x182002E
#define CE_REG_FR_SQS_G05__W 8
#define CE_REG_FR_SQS_G05__M 0xFF
#define CE_REG_FR_SQS_G05_INIT 0xB
-
#define CE_REG_FR_SQS_G06__A 0x182002F
#define CE_REG_FR_SQS_G06__W 8
#define CE_REG_FR_SQS_G06__M 0xFF
#define CE_REG_FR_SQS_G06_INIT 0xB
-
#define CE_REG_FR_SQS_G07__A 0x1820030
#define CE_REG_FR_SQS_G07__W 8
#define CE_REG_FR_SQS_G07__M 0xFF
#define CE_REG_FR_SQS_G07_INIT 0xB
-
#define CE_REG_FR_SQS_G08__A 0x1820031
#define CE_REG_FR_SQS_G08__W 8
#define CE_REG_FR_SQS_G08__M 0xFF
#define CE_REG_FR_SQS_G08_INIT 0xB
-
#define CE_REG_FR_SQS_G09__A 0x1820032
#define CE_REG_FR_SQS_G09__W 8
#define CE_REG_FR_SQS_G09__M 0xFF
#define CE_REG_FR_SQS_G09_INIT 0xB
-
#define CE_REG_FR_SQS_G10__A 0x1820033
#define CE_REG_FR_SQS_G10__W 8
#define CE_REG_FR_SQS_G10__M 0xFF
#define CE_REG_FR_SQS_G10_INIT 0xB
-
#define CE_REG_FR_SQS_G11__A 0x1820034
#define CE_REG_FR_SQS_G11__W 8
#define CE_REG_FR_SQS_G11__M 0xFF
#define CE_REG_FR_SQS_G11_INIT 0xB
-
#define CE_REG_FR_SQS_G12__A 0x1820035
#define CE_REG_FR_SQS_G12__W 8
#define CE_REG_FR_SQS_G12__M 0xFF
#define CE_REG_FR_SQS_G12_INIT 0x5
-
#define CE_REG_FR_RIO_G00__A 0x1820036
#define CE_REG_FR_RIO_G00__W 9
#define CE_REG_FR_RIO_G00__M 0x1FF
#define CE_REG_FR_RIO_G00_INIT 0x1FF
-
#define CE_REG_FR_RIO_G01__A 0x1820037
#define CE_REG_FR_RIO_G01__W 9
#define CE_REG_FR_RIO_G01__M 0x1FF
#define CE_REG_FR_RIO_G01_INIT 0x190
-
#define CE_REG_FR_RIO_G02__A 0x1820038
#define CE_REG_FR_RIO_G02__W 9
#define CE_REG_FR_RIO_G02__M 0x1FF
#define CE_REG_FR_RIO_G02_INIT 0x10B
-
#define CE_REG_FR_RIO_G03__A 0x1820039
#define CE_REG_FR_RIO_G03__W 9
#define CE_REG_FR_RIO_G03__M 0x1FF
#define CE_REG_FR_RIO_G03_INIT 0xC8
-
#define CE_REG_FR_RIO_G04__A 0x182003A
#define CE_REG_FR_RIO_G04__W 9
#define CE_REG_FR_RIO_G04__M 0x1FF
#define CE_REG_FR_RIO_G04_INIT 0xA0
-
#define CE_REG_FR_RIO_G05__A 0x182003B
#define CE_REG_FR_RIO_G05__W 9
#define CE_REG_FR_RIO_G05__M 0x1FF
#define CE_REG_FR_RIO_G05_INIT 0x85
-
#define CE_REG_FR_RIO_G06__A 0x182003C
#define CE_REG_FR_RIO_G06__W 9
#define CE_REG_FR_RIO_G06__M 0x1FF
#define CE_REG_FR_RIO_G06_INIT 0x72
-
#define CE_REG_FR_RIO_G07__A 0x182003D
#define CE_REG_FR_RIO_G07__W 9
#define CE_REG_FR_RIO_G07__M 0x1FF
#define CE_REG_FR_RIO_G07_INIT 0x64
-
#define CE_REG_FR_RIO_G08__A 0x182003E
#define CE_REG_FR_RIO_G08__W 9
#define CE_REG_FR_RIO_G08__M 0x1FF
#define CE_REG_FR_RIO_G08_INIT 0x59
-
#define CE_REG_FR_RIO_G09__A 0x182003F
#define CE_REG_FR_RIO_G09__W 9
#define CE_REG_FR_RIO_G09__M 0x1FF
#define CE_REG_FR_RIO_G09_INIT 0x50
-
#define CE_REG_FR_RIO_G10__A 0x1820040
#define CE_REG_FR_RIO_G10__W 9
#define CE_REG_FR_RIO_G10__M 0x1FF
#define CE_REG_FR_RIO_G10_INIT 0x49
-
#define CE_REG_FR_MODE__A 0x1820041
#define CE_REG_FR_MODE__W 6
#define CE_REG_FR_MODE__M 0x3F
#define CE_REG_FR_MODE_UPDATE_MODE__M 0x20
#define CE_REG_FR_MODE_INIT 0x3E
-
#define CE_REG_FR_SQS_TRH__A 0x1820042
#define CE_REG_FR_SQS_TRH__W 8
#define CE_REG_FR_SQS_TRH__M 0xFF
#define CE_REG_FR_SQS_TRH_INIT 0x80
-
#define CE_REG_FR_RIO_GAIN__A 0x1820043
#define CE_REG_FR_RIO_GAIN__W 3
#define CE_REG_FR_RIO_GAIN__M 0x7
#define CE_REG_FR_RIO_GAIN_INIT 0x2
-
#define CE_REG_FR_BYPASS__A 0x1820044
#define CE_REG_FR_BYPASS__W 10
#define CE_REG_FR_BYPASS__M 0x3FF
#define CE_REG_FR_BYPASS_TOTAL__M 0x200
#define CE_REG_FR_BYPASS_INIT 0x13B
-
#define CE_REG_FR_PM_SET__A 0x1820045
#define CE_REG_FR_PM_SET__W 4
#define CE_REG_FR_PM_SET__M 0xF
#define CE_REG_FR_PM_SET_INIT 0x4
-
#define CE_REG_FR_ERR_SH__A 0x1820046
#define CE_REG_FR_ERR_SH__W 4
#define CE_REG_FR_ERR_SH__M 0xF
#define CE_REG_FR_ERR_SH_INIT 0x4
-
#define CE_REG_FR_MAN_SH__A 0x1820047
#define CE_REG_FR_MAN_SH__W 4
#define CE_REG_FR_MAN_SH__M 0xF
#define CE_REG_FR_MAN_SH_INIT 0x7
-
#define CE_REG_FR_TAP_SH__A 0x1820048
#define CE_REG_FR_TAP_SH__W 3
#define CE_REG_FR_TAP_SH__M 0x7
#define CE_REG_FR_TAP_SH_INIT 0x3
-
#define CE_REG_FR_CLIP__A 0x1820049
#define CE_REG_FR_CLIP__W 9
#define CE_REG_FR_CLIP__M 0x1FF
#define CE_REG_FR_CLIP_INIT 0x49
-
-
#define CE_PB_RAM__A 0x1830000
-
-
#define CE_NE_RAM__A 0x1840000
-
-
-
-
#define EQ_SID 0xE
-
-
-
-
#define EQ_COMM_EXEC__A 0x1C00000
#define EQ_COMM_EXEC__W 3
#define EQ_COMM_EXEC__M 0x7
#define EQ_COMM_INT_MSK__W 16
#define EQ_COMM_INT_MSK__M 0xFFFF
-
-
-
-
-
#define EQ_REG_COMM_EXEC__A 0x1C10000
#define EQ_REG_COMM_EXEC__W 3
#define EQ_REG_COMM_EXEC__M 0x7
#define EQ_REG_COMM_MB_OBS_MUX_EQ_IS 0x20
#define EQ_REG_COMM_MB_OBS_MUX_EQ_SN 0x30
-
#define EQ_REG_COMM_SERVICE0__A 0x1C10003
#define EQ_REG_COMM_SERVICE0__W 10
#define EQ_REG_COMM_SERVICE0__M 0x3FF
#define EQ_REG_COMM_INT_STA_ERR_RDY__W 1
#define EQ_REG_COMM_INT_STA_ERR_RDY__M 0x2
-
#define EQ_REG_COMM_INT_MSK__A 0x1C10008
#define EQ_REG_COMM_INT_MSK__W 2
#define EQ_REG_COMM_INT_MSK__M 0x3
#define EQ_REG_COMM_INT_MSK_MER_RDY__W 1
#define EQ_REG_COMM_INT_MSK_MER_RDY__M 0x2
-
#define EQ_REG_IS_MODE__A 0x1C10014
#define EQ_REG_IS_MODE__W 4
#define EQ_REG_IS_MODE__M 0xF
#define EQ_REG_IS_MODE_LIM_CLP_SEL_CLP_SEL_ONE 0x0
#define EQ_REG_IS_MODE_LIM_CLP_SEL_CLP_SEL_TWO 0x2
-
#define EQ_REG_IS_GAIN_MAN__A 0x1C10015
#define EQ_REG_IS_GAIN_MAN__W 10
#define EQ_REG_IS_GAIN_MAN__M 0x3FF
#define EQ_REG_IS_GAIN_MAN_INIT 0x0
-
#define EQ_REG_IS_GAIN_EXP__A 0x1C10016
#define EQ_REG_IS_GAIN_EXP__W 5
#define EQ_REG_IS_GAIN_EXP__M 0x1F
#define EQ_REG_IS_GAIN_EXP_INIT 0x0
-
#define EQ_REG_IS_CLIP_EXP__A 0x1C10017
#define EQ_REG_IS_CLIP_EXP__W 5
#define EQ_REG_IS_CLIP_EXP__M 0x1F
#define EQ_REG_IS_CLIP_EXP_INIT 0x0
-
#define EQ_REG_DV_MODE__A 0x1C1001E
#define EQ_REG_DV_MODE__W 4
#define EQ_REG_DV_MODE__M 0xF
#define EQ_REG_DV_MODE_CLP_IMA_ENA_CLP_IMA_DIS 0x0
#define EQ_REG_DV_MODE_CLP_IMA_ENA_CLP_IMA_ENA 0x8
-
#define EQ_REG_DV_POS_CLIP_DAT__A 0x1C1001F
#define EQ_REG_DV_POS_CLIP_DAT__W 16
#define EQ_REG_DV_POS_CLIP_DAT__M 0xFFFF
#define EQ_REG_SN_MODE_MODE_7_DYNAMIC 0x0
#define EQ_REG_SN_MODE_MODE_7_STATIC 0x80
-
#define EQ_REG_SN_PFIX__A 0x1C10029
#define EQ_REG_SN_PFIX__W 8
#define EQ_REG_SN_PFIX__M 0xFF
#define EQ_REG_SN_PFIX_INIT 0x0
-
#define EQ_REG_SN_CEGAIN__A 0x1C1002A
#define EQ_REG_SN_CEGAIN__W 8
#define EQ_REG_SN_CEGAIN__M 0xFF
#define EQ_REG_SN_CEGAIN_INIT 0x0
-
#define EQ_REG_SN_OFFSET__A 0x1C1002B
#define EQ_REG_SN_OFFSET__W 6
#define EQ_REG_SN_OFFSET__M 0x3F
#define EQ_REG_SN_OFFSET_INIT 0x0
-
#define EQ_REG_SN_NULLIFY__A 0x1C1002C
#define EQ_REG_SN_NULLIFY__W 6
#define EQ_REG_SN_NULLIFY__M 0x3F
#define EQ_REG_SN_NULLIFY_INIT 0x0
-
#define EQ_REG_SN_SQUASH__A 0x1C1002D
#define EQ_REG_SN_SQUASH__W 10
#define EQ_REG_SN_SQUASH__M 0x3FF
#define EQ_REG_SN_SQUASH_EXP__W 4
#define EQ_REG_SN_SQUASH_EXP__M 0x3C0
-
-
-
#define EQ_REG_RC_SEL_CAR__A 0x1C10032
#define EQ_REG_RC_SEL_CAR__W 6
#define EQ_REG_RC_SEL_CAR__M 0x3F
#define EQ_REG_RC_SEL_CAR_MEAS_A_CC 0x0
#define EQ_REG_RC_SEL_CAR_MEAS_B_CE 0x20
-
#define EQ_REG_RC_STS__A 0x1C10033
#define EQ_REG_RC_STS__W 12
#define EQ_REG_RC_STS__M 0xFFF
#define EQ_REG_RC_STS_OVERFLOW_NO 0x0
#define EQ_REG_RC_STS_OVERFLOW_YES 0x800
-
#define EQ_REG_OT_CONST__A 0x1C10046
#define EQ_REG_OT_CONST__W 2
#define EQ_REG_OT_CONST__M 0x3
#define EQ_REG_OT_CONST_INIT 0x0
-
#define EQ_REG_OT_ALPHA__A 0x1C10047
#define EQ_REG_OT_ALPHA__W 2
#define EQ_REG_OT_ALPHA__M 0x3
#define EQ_REG_OT_ALPHA_INIT 0x0
-
#define EQ_REG_OT_QNT_THRES0__A 0x1C10048
#define EQ_REG_OT_QNT_THRES0__W 5
#define EQ_REG_OT_QNT_THRES0__M 0x1F
#define EQ_REG_OT_QNT_THRES0_INIT 0x0
-
#define EQ_REG_OT_QNT_THRES1__A 0x1C10049
#define EQ_REG_OT_QNT_THRES1__W 5
#define EQ_REG_OT_QNT_THRES1__M 0x1F
#define EQ_REG_OT_QNT_THRES1_INIT 0x0
-
#define EQ_REG_OT_CSI_STEP__A 0x1C1004A
#define EQ_REG_OT_CSI_STEP__W 4
#define EQ_REG_OT_CSI_STEP__M 0xF
#define EQ_REG_OT_CSI_STEP_INIT 0x0
-
#define EQ_REG_OT_CSI_OFFSET__A 0x1C1004B
#define EQ_REG_OT_CSI_OFFSET__W 7
#define EQ_REG_OT_CSI_OFFSET__M 0x7F
#define EQ_REG_OT_CSI_OFFSET_INIT 0x0
-
-
-
#define EQ_REG_TD_TPS_INIT__A 0x1C10050
#define EQ_REG_TD_TPS_INIT__W 1
#define EQ_REG_TD_TPS_INIT__M 0x1
#define EQ_REG_TD_TPS_INIT_POS 0x0
#define EQ_REG_TD_TPS_INIT_NEG 0x1
-
#define EQ_REG_TD_TPS_SYNC__A 0x1C10051
#define EQ_REG_TD_TPS_SYNC__W 16
#define EQ_REG_TD_TPS_SYNC__M 0xFFFF
#define EQ_REG_TD_TPS_SYNC_ODD 0x35EE
#define EQ_REG_TD_TPS_SYNC_EVEN 0xCA11
-
#define EQ_REG_TD_TPS_LEN__A 0x1C10052
#define EQ_REG_TD_TPS_LEN__W 6
#define EQ_REG_TD_TPS_LEN__M 0x3F
#define EQ_REG_TD_TPS_LEN_DEF 0x17
#define EQ_REG_TD_TPS_LEN_ID_SUP 0x1F
-
#define EQ_REG_TD_TPS_FRM_NMB__A 0x1C10053
#define EQ_REG_TD_TPS_FRM_NMB__W 2
#define EQ_REG_TD_TPS_FRM_NMB__M 0x3
#define EQ_REG_TD_TPS_FRM_NMB_3 0x2
#define EQ_REG_TD_TPS_FRM_NMB_4 0x3
-
#define EQ_REG_TD_TPS_CONST__A 0x1C10054
#define EQ_REG_TD_TPS_CONST__W 2
#define EQ_REG_TD_TPS_CONST__M 0x3
#define EQ_REG_TD_TPS_CONST_16QAM 0x1
#define EQ_REG_TD_TPS_CONST_64QAM 0x2
-
#define EQ_REG_TD_TPS_HINFO__A 0x1C10055
#define EQ_REG_TD_TPS_HINFO__W 3
#define EQ_REG_TD_TPS_HINFO__M 0x7
#define EQ_REG_TD_TPS_HINFO_H2 0x2
#define EQ_REG_TD_TPS_HINFO_H4 0x3
-
#define EQ_REG_TD_TPS_CODE_HP__A 0x1C10056
#define EQ_REG_TD_TPS_CODE_HP__W 3
#define EQ_REG_TD_TPS_CODE_HP__M 0x7
#define EQ_REG_TD_TPS_CODE_HP_5_6 0x3
#define EQ_REG_TD_TPS_CODE_HP_7_8 0x4
-
#define EQ_REG_TD_TPS_CODE_LP__A 0x1C10057
#define EQ_REG_TD_TPS_CODE_LP__W 3
#define EQ_REG_TD_TPS_CODE_LP__M 0x7
#define EQ_REG_TD_TPS_CODE_LP_5_6 0x3
#define EQ_REG_TD_TPS_CODE_LP_7_8 0x4
-
#define EQ_REG_TD_TPS_GUARD__A 0x1C10058
#define EQ_REG_TD_TPS_GUARD__W 2
#define EQ_REG_TD_TPS_GUARD__M 0x3
#define EQ_REG_TD_TPS_GUARD_08 0x2
#define EQ_REG_TD_TPS_GUARD_04 0x3
-
#define EQ_REG_TD_TPS_TR_MODE__A 0x1C10059
#define EQ_REG_TD_TPS_TR_MODE__W 2
#define EQ_REG_TD_TPS_TR_MODE__M 0x3
#define EQ_REG_TD_TPS_TR_MODE_2K 0x0
#define EQ_REG_TD_TPS_TR_MODE_8K 0x1
-
#define EQ_REG_TD_TPS_CELL_ID_HI__A 0x1C1005A
#define EQ_REG_TD_TPS_CELL_ID_HI__W 8
#define EQ_REG_TD_TPS_CELL_ID_HI__M 0xFF
#define EQ_REG_TD_TPS_CELL_ID_HI_INIT 0x0
-
#define EQ_REG_TD_TPS_CELL_ID_LO__A 0x1C1005B
#define EQ_REG_TD_TPS_CELL_ID_LO__W 8
#define EQ_REG_TD_TPS_CELL_ID_LO__M 0xFF
#define EQ_REG_TD_TPS_CELL_ID_LO_INIT 0x0
-
#define EQ_REG_TD_TPS_RSV__A 0x1C1005C
#define EQ_REG_TD_TPS_RSV__W 6
#define EQ_REG_TD_TPS_RSV__M 0x3F
#define EQ_REG_TD_TPS_RSV_INIT 0x0
-
#define EQ_REG_TD_TPS_BCH__A 0x1C1005D
#define EQ_REG_TD_TPS_BCH__W 14
#define EQ_REG_TD_TPS_BCH__M 0x3FFF
#define EQ_REG_TD_TPS_BCH_INIT 0x0
-
#define EQ_REG_TD_SQR_ERR_I__A 0x1C1005E
#define EQ_REG_TD_SQR_ERR_I__W 16
#define EQ_REG_TD_SQR_ERR_I__M 0xFFFF
#define EQ_REG_TD_SQR_ERR_I_INIT 0x0
-
#define EQ_REG_TD_SQR_ERR_Q__A 0x1C1005F
#define EQ_REG_TD_SQR_ERR_Q__W 16
#define EQ_REG_TD_SQR_ERR_Q__M 0xFFFF
#define EQ_REG_TD_SQR_ERR_Q_INIT 0x0
-
#define EQ_REG_TD_SQR_ERR_EXP__A 0x1C10060
#define EQ_REG_TD_SQR_ERR_EXP__W 4
#define EQ_REG_TD_SQR_ERR_EXP__M 0xF
#define EQ_REG_TD_SQR_ERR_EXP_INIT 0x0
-
#define EQ_REG_TD_REQ_SMB_CNT__A 0x1C10061
#define EQ_REG_TD_REQ_SMB_CNT__W 16
#define EQ_REG_TD_REQ_SMB_CNT__M 0xFFFF
#define EQ_REG_TD_REQ_SMB_CNT_INIT 0x0
-
#define EQ_REG_TD_TPS_PWR_OFS__A 0x1C10062
#define EQ_REG_TD_TPS_PWR_OFS__W 16
#define EQ_REG_TD_TPS_PWR_OFS__M 0xFFFF
#define EQ_REG_TD_TPS_PWR_OFS_INIT 0x0
-
-
-
-
-
-
-
-
#define EC_COMM_EXEC__A 0x2000000
#define EC_COMM_EXEC__W 3
#define EC_COMM_EXEC__M 0x7
#define EC_COMM_INT_MSK__W 16
#define EC_COMM_INT_MSK__M 0xFFFF
-
-
-
-
#define EC_SB_SID 0x16
-
-
-
-
#define EC_SB_REG_COMM_EXEC__A 0x2010000
#define EC_SB_REG_COMM_EXEC__W 3
#define EC_SB_REG_COMM_EXEC__M 0x7
#define EC_SB_REG_COMM_MB_OBS_OFF 0x0
#define EC_SB_REG_COMM_MB_OBS_ON 0x2
-
#define EC_SB_REG_TR_MODE__A 0x2010010
#define EC_SB_REG_TR_MODE__W 1
#define EC_SB_REG_TR_MODE__M 0x1
#define EC_SB_REG_TR_MODE_8K 0x0
#define EC_SB_REG_TR_MODE_2K 0x1
-
#define EC_SB_REG_CONST__A 0x2010011
#define EC_SB_REG_CONST__W 2
#define EC_SB_REG_CONST__M 0x3
#define EC_SB_REG_CONST_16QAM 0x1
#define EC_SB_REG_CONST_64QAM 0x2
-
#define EC_SB_REG_ALPHA__A 0x2010012
#define EC_SB_REG_ALPHA__W 3
#define EC_SB_REG_ALPHA__M 0x7
#define EC_SB_REG_ALPHA_H4 0x3
-
#define EC_SB_REG_PRIOR__A 0x2010013
#define EC_SB_REG_PRIOR__W 1
#define EC_SB_REG_PRIOR__M 0x1
#define EC_SB_REG_PRIOR_HI 0x0
#define EC_SB_REG_PRIOR_LO 0x1
-
#define EC_SB_REG_CSI_HI__A 0x2010014
#define EC_SB_REG_CSI_HI__W 5
#define EC_SB_REG_CSI_HI__M 0x1F
#define EC_SB_REG_CSI_HI_MIN 0x0
#define EC_SB_REG_CSI_HI_TAG 0x0
-
#define EC_SB_REG_CSI_LO__A 0x2010015
#define EC_SB_REG_CSI_LO__W 5
#define EC_SB_REG_CSI_LO__M 0x1F
#define EC_SB_REG_CSI_LO_MIN 0x0
#define EC_SB_REG_CSI_LO_TAG 0x0
-
#define EC_SB_REG_SMB_TGL__A 0x2010016
#define EC_SB_REG_SMB_TGL__W 1
#define EC_SB_REG_SMB_TGL__M 0x1
#define EC_SB_REG_SMB_TGL_OFF 0x0
#define EC_SB_REG_SMB_TGL_ON 0x1
-
#define EC_SB_REG_SNR_HI__A 0x2010017
#define EC_SB_REG_SNR_HI__W 8
#define EC_SB_REG_SNR_HI__M 0xFF
#define EC_SB_REG_SNR_HI_MIN 0x0
#define EC_SB_REG_SNR_HI_TAG 0x0
-
#define EC_SB_REG_SNR_MID__A 0x2010018
#define EC_SB_REG_SNR_MID__W 8
#define EC_SB_REG_SNR_MID__M 0xFF
#define EC_SB_REG_SNR_MID_MIN 0x0
#define EC_SB_REG_SNR_MID_TAG 0x0
-
#define EC_SB_REG_SNR_LO__A 0x2010019
#define EC_SB_REG_SNR_LO__W 8
#define EC_SB_REG_SNR_LO__M 0xFF
#define EC_SB_REG_SNR_LO_MIN 0x0
#define EC_SB_REG_SNR_LO_TAG 0x0
-
#define EC_SB_REG_SCALE_MSB__A 0x201001A
#define EC_SB_REG_SCALE_MSB__W 6
#define EC_SB_REG_SCALE_MSB__M 0x3F
#define EC_SB_REG_SCALE_MSB_INIT 0x30
#define EC_SB_REG_SCALE_MSB_MAX 0x3F
-
#define EC_SB_REG_SCALE_BIT2__A 0x201001B
#define EC_SB_REG_SCALE_BIT2__W 6
#define EC_SB_REG_SCALE_BIT2__M 0x3F
#define EC_SB_REG_SCALE_BIT2_INIT 0x20
#define EC_SB_REG_SCALE_BIT2_MAX 0x3F
-
#define EC_SB_REG_SCALE_LSB__A 0x201001C
#define EC_SB_REG_SCALE_LSB__W 6
#define EC_SB_REG_SCALE_LSB__M 0x3F
#define EC_SB_REG_SCALE_LSB_INIT 0x10
#define EC_SB_REG_SCALE_LSB_MAX 0x3F
-
#define EC_SB_REG_CSI_OFS__A 0x201001D
#define EC_SB_REG_CSI_OFS__W 4
#define EC_SB_REG_CSI_OFS__M 0xF
#define EC_SB_REG_CSI_OFS_DIS_ENA 0x0
#define EC_SB_REG_CSI_OFS_DIS_DIS 0x8
-
-
#define EC_SB_SD_RAM__A 0x2020000
-
-
#define EC_SB_BD0_RAM__A 0x2030000
-
-
#define EC_SB_BD1_RAM__A 0x2040000
-
-
-
-
#define EC_VD_SID 0x17
-
-
-
-
#define EC_VD_REG_COMM_EXEC__A 0x2090000
#define EC_VD_REG_COMM_EXEC__W 3
#define EC_VD_REG_COMM_EXEC__M 0x7
#define EC_VD_REG_COMM_INT_MSK_BER_RDY__W 1
#define EC_VD_REG_COMM_INT_MSK_BER_RDY__M 0x1
-
#define EC_VD_REG_FORCE__A 0x2090010
#define EC_VD_REG_FORCE__W 2
#define EC_VD_REG_FORCE__M 0x3
#define EC_VD_REG_FORCE_FORCED 0x2
#define EC_VD_REG_FORCE_FIXED 0x3
-
#define EC_VD_REG_SET_CODERATE__A 0x2090011
#define EC_VD_REG_SET_CODERATE__W 3
#define EC_VD_REG_SET_CODERATE__M 0x7
#define EC_VD_REG_SET_CODERATE_C5_6 0x3
#define EC_VD_REG_SET_CODERATE_C7_8 0x4
-
#define EC_VD_REG_REQ_SMB_CNT__A 0x2090012
#define EC_VD_REG_REQ_SMB_CNT__W 16
#define EC_VD_REG_REQ_SMB_CNT__M 0xFFFF
#define EC_VD_REG_REQ_SMB_CNT_INIT 0x0
-
#define EC_VD_REG_REQ_BIT_CNT__A 0x2090013
#define EC_VD_REG_REQ_BIT_CNT__W 16
#define EC_VD_REG_REQ_BIT_CNT__M 0xFFFF
#define EC_VD_REG_REQ_BIT_CNT_INIT 0xFFF
-
#define EC_VD_REG_RLK_ENA__A 0x2090014
#define EC_VD_REG_RLK_ENA__W 1
#define EC_VD_REG_RLK_ENA__M 0x1
#define EC_VD_REG_RLK_ENA_OFF 0x0
#define EC_VD_REG_RLK_ENA_ON 0x1
-
#define EC_VD_REG_VAL__A 0x2090015
#define EC_VD_REG_VAL__W 2
#define EC_VD_REG_VAL__M 0x3
#define EC_VD_REG_VAL_CODE 0x1
#define EC_VD_REG_VAL_CNT 0x2
-
#define EC_VD_REG_GET_CODERATE__A 0x2090016
#define EC_VD_REG_GET_CODERATE__W 3
#define EC_VD_REG_GET_CODERATE__M 0x7
#define EC_VD_REG_GET_CODERATE_C5_6 0x3
#define EC_VD_REG_GET_CODERATE_C7_8 0x4
-
#define EC_VD_REG_ERR_BIT_CNT__A 0x2090017
#define EC_VD_REG_ERR_BIT_CNT__W 16
#define EC_VD_REG_ERR_BIT_CNT__M 0xFFFF
#define EC_VD_REG_ERR_BIT_CNT_INIT 0xFFFF
-
#define EC_VD_REG_IN_BIT_CNT__A 0x2090018
#define EC_VD_REG_IN_BIT_CNT__W 16
#define EC_VD_REG_IN_BIT_CNT__M 0xFFFF
#define EC_VD_REG_IN_BIT_CNT_INIT 0x0
-
#define EC_VD_REG_STS__A 0x2090019
#define EC_VD_REG_STS__W 1
#define EC_VD_REG_STS__M 0x1
#define EC_VD_REG_STS_NO_LOCK 0x0
#define EC_VD_REG_STS_IN_LOCK 0x1
-
#define EC_VD_REG_RLK_CNT__A 0x209001A
#define EC_VD_REG_RLK_CNT__W 16
#define EC_VD_REG_RLK_CNT__M 0xFFFF
#define EC_VD_REG_RLK_CNT_INIT 0x0
-
-
#define EC_VD_TB0_RAM__A 0x20A0000
-
-
#define EC_VD_TB1_RAM__A 0x20B0000
-
-
#define EC_VD_TB2_RAM__A 0x20C0000
-
-
#define EC_VD_TB3_RAM__A 0x20D0000
-
-
#define EC_VD_RE_RAM__A 0x2100000
-
-
-
-
#define EC_OD_SID 0x18
-
-
-
-
-
#define EC_OD_REG_COMM_EXEC__A 0x2110000
#define EC_OD_REG_COMM_EXEC__W 3
#define EC_OD_REG_COMM_EXEC__M 0x7
#define EC_OD_REG_COMM_EXEC_CTL_HOLD 0x2
#define EC_OD_REG_COMM_EXEC_CTL_STEP 0x3
-
#define EC_OD_REG_COMM_MB__A 0x2110002
#define EC_OD_REG_COMM_MB__W 3
#define EC_OD_REG_COMM_MB__M 0x7
#define EC_OD_REG_COMM_INT_STA_LOST_SYNC__W 1
#define EC_OD_REG_COMM_INT_STA_LOST_SYNC__M 0x2
-
#define EC_OD_REG_COMM_INT_MSK__A 0x2110008
#define EC_OD_REG_COMM_INT_MSK__W 2
#define EC_OD_REG_COMM_INT_MSK__M 0x3
#define EC_OD_REG_COMM_INT_MSK_LOST_SYNC__W 1
#define EC_OD_REG_COMM_INT_MSK_LOST_SYNC__M 0x2
-
#define EC_OD_REG_SYNC__A 0x2110010
#define EC_OD_REG_SYNC__W 12
#define EC_OD_REG_SYNC__M 0xFFF
#define EC_OD_REG_SYNC_OUT_SYNC__W 3
#define EC_OD_REG_SYNC_OUT_SYNC__M 0xE00
-
#define EC_OD_REG_NOSYNC__A 0x2110011
#define EC_OD_REG_NOSYNC__W 8
#define EC_OD_REG_NOSYNC__M 0xFF
-
-
#define EC_OD_DEINT_RAM__A 0x2120000
-
-
-
-
#define EC_RS_SID 0x19
-
-
-
-
#define EC_RS_REG_COMM_EXEC__A 0x2130000
#define EC_RS_REG_COMM_EXEC__W 3
#define EC_RS_REG_COMM_EXEC__M 0x7
#define EC_RS_REG_COMM_INT_MSK_BER_RDY__W 1
#define EC_RS_REG_COMM_INT_MSK_BER_RDY__M 0x1
-
#define EC_RS_REG_REQ_PCK_CNT__A 0x2130010
#define EC_RS_REG_REQ_PCK_CNT__W 16
#define EC_RS_REG_REQ_PCK_CNT__M 0xFFFF
#define EC_RS_REG_REQ_PCK_CNT_INIT 0xFF
-
#define EC_RS_REG_VAL__A 0x2130011
#define EC_RS_REG_VAL__W 1
#define EC_RS_REG_VAL__M 0x1
#define EC_RS_REG_VAL_INIT 0x0
#define EC_RS_REG_VAL_PCK 0x1
-
#define EC_RS_REG_ERR_PCK_CNT__A 0x2130012
#define EC_RS_REG_ERR_PCK_CNT__W 16
#define EC_RS_REG_ERR_PCK_CNT__M 0xFFFF
#define EC_RS_REG_ERR_PCK_CNT_INIT 0xFFFF
-
#define EC_RS_REG_ERR_SMB_CNT__A 0x2130013
#define EC_RS_REG_ERR_SMB_CNT__W 16
#define EC_RS_REG_ERR_SMB_CNT__M 0xFFFF
#define EC_RS_REG_ERR_SMB_CNT_INIT 0xFFFF
-
#define EC_RS_REG_ERR_BIT_CNT__A 0x2130014
#define EC_RS_REG_ERR_BIT_CNT__W 16
#define EC_RS_REG_ERR_BIT_CNT__M 0xFFFF
#define EC_RS_REG_ERR_BIT_CNT_INIT 0xFFFF
-
#define EC_RS_REG_IN_PCK_CNT__A 0x2130015
#define EC_RS_REG_IN_PCK_CNT__W 16
#define EC_RS_REG_IN_PCK_CNT__M 0xFFFF
#define EC_RS_REG_IN_PCK_CNT_INIT 0x0
-
-
#define EC_RS_EC_RAM__A 0x2140000
-
-
-
-
#define EC_OC_SID 0x1A
-
-
-
-
-
#define EC_OC_REG_COMM_EXEC__A 0x2150000
#define EC_OC_REG_COMM_EXEC__W 3
#define EC_OC_REG_COMM_EXEC__M 0x7
#define EC_OC_REG_COMM_MB_OBS_OFF 0x0
#define EC_OC_REG_COMM_MB_OBS_ON 0x2
-
#define EC_OC_REG_COMM_SERVICE0__A 0x2150003
#define EC_OC_REG_COMM_SERVICE0__W 10
#define EC_OC_REG_COMM_SERVICE0__M 0x3FF
#define EC_OC_REG_COMM_INT_STA_PCK_ERR_UPD__W 1
#define EC_OC_REG_COMM_INT_STA_PCK_ERR_UPD__M 0x20
-
#define EC_OC_REG_COMM_INT_MSK__A 0x2150008
#define EC_OC_REG_COMM_INT_MSK__W 6
#define EC_OC_REG_COMM_INT_MSK__M 0x3F
#define EC_OC_REG_COMM_INT_MSK_PCK_ERR_UPD__W 1
#define EC_OC_REG_COMM_INT_MSK_PCK_ERR_UPD__M 0x20
-
#define EC_OC_REG_OC_MODE_LOP__A 0x2150010
#define EC_OC_REG_OC_MODE_LOP__W 16
#define EC_OC_REG_OC_MODE_LOP__M 0xFFFF
#define EC_OC_REG_OC_MODE_LOP_DER_ENA_ENABLE 0x0
#define EC_OC_REG_OC_MODE_LOP_DER_ENA_DISABLE 0x8000
-
#define EC_OC_REG_OC_MODE_HIP__A 0x2150011
#define EC_OC_REG_OC_MODE_HIP__W 14
#define EC_OC_REG_OC_MODE_HIP__M 0x3FFF
#define EC_OC_REG_OC_MODE_HIP_FDB_SEL_MPG_SEL_ZER 0x0
#define EC_OC_REG_OC_MODE_HIP_FDB_SEL_MPG_SEL_MPG 0x2000
-
#define EC_OC_REG_OC_MPG_SIO__A 0x2150012
#define EC_OC_REG_OC_MPG_SIO__W 12
#define EC_OC_REG_OC_MPG_SIO__M 0xFFF
#define EC_OC_REG_OC_MPG_SIO_MPG_SIO_11_OUTPUT 0x0
#define EC_OC_REG_OC_MPG_SIO_MPG_SIO_11_INPUT 0x800
-
#define EC_OC_REG_OC_MON_SIO__A 0x2150013
#define EC_OC_REG_OC_MON_SIO__W 12
#define EC_OC_REG_OC_MON_SIO__M 0xFFF
#define EC_OC_REG_OC_MON_SIO_MON_SIO_11_OUTPUT 0x0
#define EC_OC_REG_OC_MON_SIO_MON_SIO_11_INPUT 0x800
-
#define EC_OC_REG_DTO_INC_LOP__A 0x2150014
#define EC_OC_REG_DTO_INC_LOP__W 16
#define EC_OC_REG_DTO_INC_LOP__M 0xFFFF
#define EC_OC_REG_DTO_INC_LOP_INIT 0x0
-
#define EC_OC_REG_DTO_INC_HIP__A 0x2150015
#define EC_OC_REG_DTO_INC_HIP__W 8
#define EC_OC_REG_DTO_INC_HIP__M 0xFF
#define EC_OC_REG_DTO_INC_HIP_INIT 0x0
-
#define EC_OC_REG_SNC_ISC_LVL__A 0x2150016
#define EC_OC_REG_SNC_ISC_LVL__W 12
#define EC_OC_REG_SNC_ISC_LVL__M 0xFFF
#define EC_OC_REG_SNC_ISC_LVL_NSC__W 4
#define EC_OC_REG_SNC_ISC_LVL_NSC__M 0xF00
-
#define EC_OC_REG_SNC_NSC_LVL__A 0x2150017
#define EC_OC_REG_SNC_NSC_LVL__W 8
#define EC_OC_REG_SNC_NSC_LVL__M 0xFF
#define EC_OC_REG_SNC_NSC_LVL_INIT 0x0
-
#define EC_OC_REG_SNC_SNC_MODE__A 0x2150019
#define EC_OC_REG_SNC_SNC_MODE__W 2
#define EC_OC_REG_SNC_SNC_MODE__M 0x3
#define EC_OC_REG_SNC_SNC_MODE_TRACK 0x1
#define EC_OC_REG_SNC_SNC_MODE_LOCK 0x2
-
#define EC_OC_REG_SNC_PCK_NMB__A 0x215001A
#define EC_OC_REG_SNC_PCK_NMB__W 16
#define EC_OC_REG_SNC_PCK_NMB__M 0xFFFF
#define EC_OC_REG_TMD_TOP_MODE_SELECT_BOT_BOT 0x2
#define EC_OC_REG_TMD_TOP_MODE_SELECT_TOP_BOT 0x3
-
#define EC_OC_REG_TMD_TOP_CNT__A 0x215001E
#define EC_OC_REG_TMD_TOP_CNT__W 10
#define EC_OC_REG_TMD_TOP_CNT__M 0x3FF
#define EC_OC_REG_TMD_TOP_CNT_INIT 0x0
-
#define EC_OC_REG_TMD_HIL_MAR__A 0x215001F
#define EC_OC_REG_TMD_HIL_MAR__W 10
#define EC_OC_REG_TMD_HIL_MAR__M 0x3FF
#define EC_OC_REG_TMD_HIL_MAR_INIT 0x0
-
#define EC_OC_REG_TMD_LOL_MAR__A 0x2150020
#define EC_OC_REG_TMD_LOL_MAR__W 10
#define EC_OC_REG_TMD_LOL_MAR__M 0x3FF
#define EC_OC_REG_TMD_LOL_MAR_INIT 0x0
-
#define EC_OC_REG_TMD_CUR_CNT__A 0x2150021
#define EC_OC_REG_TMD_CUR_CNT__W 4
#define EC_OC_REG_TMD_CUR_CNT__M 0xF
#define EC_OC_REG_TMD_CUR_CNT_INIT 0x0
-
#define EC_OC_REG_TMD_IUR_CNT__A 0x2150022
#define EC_OC_REG_TMD_IUR_CNT__W 4
#define EC_OC_REG_TMD_IUR_CNT__M 0xF
#define EC_OC_REG_TMD_IUR_CNT_INIT 0x0
-
#define EC_OC_REG_AVR_ASH_CNT__A 0x2150023
#define EC_OC_REG_AVR_ASH_CNT__W 4
#define EC_OC_REG_AVR_ASH_CNT__M 0xF
#define EC_OC_REG_AVR_ASH_CNT_INIT 0x0
-
#define EC_OC_REG_AVR_BSH_CNT__A 0x2150024
#define EC_OC_REG_AVR_BSH_CNT__W 4
#define EC_OC_REG_AVR_BSH_CNT__M 0xF
#define EC_OC_REG_AVR_BSH_CNT_INIT 0x0
-
#define EC_OC_REG_AVR_AVE_LOP__A 0x2150025
#define EC_OC_REG_AVR_AVE_LOP__W 16
#define EC_OC_REG_AVR_AVE_LOP__M 0xFFFF
#define EC_OC_REG_RCN_MODE_MODE_2_ENABLE 0x4
#define EC_OC_REG_RCN_MODE_MODE_2_DISABLE 0x0
-
#define EC_OC_REG_RCN_CRA_LOP__A 0x2150028
#define EC_OC_REG_RCN_CRA_LOP__W 16
#define EC_OC_REG_RCN_CRA_LOP__M 0xFFFF
#define EC_OC_REG_RCN_CRA_LOP_INIT 0x0
-
#define EC_OC_REG_RCN_CRA_HIP__A 0x2150029
#define EC_OC_REG_RCN_CRA_HIP__W 8
#define EC_OC_REG_RCN_CRA_HIP__M 0xFF
#define EC_OC_REG_RCN_CRA_HIP_INIT 0x0
-
#define EC_OC_REG_RCN_CST_LOP__A 0x215002A
#define EC_OC_REG_RCN_CST_LOP__W 16
#define EC_OC_REG_RCN_CST_LOP__M 0xFFFF
#define EC_OC_REG_RCN_CST_LOP_INIT 0x0
-
#define EC_OC_REG_RCN_CST_HIP__A 0x215002B
#define EC_OC_REG_RCN_CST_HIP__W 8
#define EC_OC_REG_RCN_CST_HIP__M 0xFF
#define EC_OC_REG_RCN_CST_HIP_INIT 0x0
-
#define EC_OC_REG_RCN_SET_LVL__A 0x215002C
#define EC_OC_REG_RCN_SET_LVL__W 9
#define EC_OC_REG_RCN_SET_LVL__M 0x1FF
#define EC_OC_REG_RCN_SET_LVL_INIT 0x0
-
#define EC_OC_REG_RCN_GAI_LVL__A 0x215002D
#define EC_OC_REG_RCN_GAI_LVL__W 4
#define EC_OC_REG_RCN_GAI_LVL__M 0xF
#define EC_OC_REG_RCN_GAI_LVL_INIT 0x0
-
#define EC_OC_REG_RCN_DRA_LOP__A 0x215002E
#define EC_OC_REG_RCN_DRA_LOP__W 16
#define EC_OC_REG_RCN_DRA_LOP__M 0xFFFF
#define EC_OC_REG_RCN_CLP_LOP__M 0xFFFF
#define EC_OC_REG_RCN_CLP_LOP_INIT 0xFFFF
-
#define EC_OC_REG_RCN_CLP_HIP__A 0x2150033
#define EC_OC_REG_RCN_CLP_HIP__W 8
#define EC_OC_REG_RCN_CLP_HIP__M 0xFF
#define EC_OC_REG_RCN_CLP_HIP_INIT 0xFF
-
#define EC_OC_REG_RCN_MAP_LOP__A 0x2150034
#define EC_OC_REG_RCN_MAP_LOP__W 16
#define EC_OC_REG_RCN_MAP_LOP__M 0xFFFF
#define EC_OC_REG_OCR_MPG_UOS_CLK_DISABLE 0x0
#define EC_OC_REG_OCR_MPG_UOS_CLK_ENABLE 0x800
-
#define EC_OC_REG_OCR_MPG_WRI__A 0x2150037
#define EC_OC_REG_OCR_MPG_WRI__W 12
#define EC_OC_REG_OCR_MPG_WRI__M 0xFFF
#define EC_OC_REG_OCR_MPG_WRI_CLK_DISABLE 0x0
#define EC_OC_REG_OCR_MPG_WRI_CLK_ENABLE 0x800
-
#define EC_OC_REG_OCR_MPG_USR_DAT__A 0x2150038
#define EC_OC_REG_OCR_MPG_USR_DAT__W 12
#define EC_OC_REG_OCR_MPG_USR_DAT__M 0xFFF
#define EC_OC_REG_OCR_MON_UOS_CLK_DISABLE 0x0
#define EC_OC_REG_OCR_MON_UOS_CLK_ENABLE 0x800
-
#define EC_OC_REG_OCR_MON_WRI__A 0x215003A
#define EC_OC_REG_OCR_MON_WRI__W 12
#define EC_OC_REG_OCR_MON_WRI__M 0xFFF
#define EC_OC_REG_OCR_MON_WRI_CLK_DISABLE 0x0
#define EC_OC_REG_OCR_MON_WRI_CLK_ENABLE 0x800
-
#define EC_OC_REG_OCR_MON_USR_DAT__A 0x215003B
#define EC_OC_REG_OCR_MON_USR_DAT__W 12
#define EC_OC_REG_OCR_MON_USR_DAT__M 0xFFF
#define EC_OC_REG_OCR_MON_CNT__M 0x3FFF
#define EC_OC_REG_OCR_MON_CNT_INIT 0x0
-
#define EC_OC_REG_OCR_MON_RDX__A 0x215003D
#define EC_OC_REG_OCR_MON_RDX__W 1
#define EC_OC_REG_OCR_MON_RDX__M 0x1
#define EC_OC_REG_OCR_MON_RDX_INIT 0x0
-
#define EC_OC_REG_OCR_MON_RD0__A 0x215003E
#define EC_OC_REG_OCR_MON_RD0__W 10
#define EC_OC_REG_OCR_MON_RD0__M 0x3FF
#define EC_OC_REG_OCR_INV_MON__M 0xFFF
#define EC_OC_REG_OCR_INV_MON_INIT 0x0
-
#define EC_OC_REG_IPR_INV_MPG__A 0x2150045
#define EC_OC_REG_IPR_INV_MPG__W 12
#define EC_OC_REG_IPR_INV_MPG__M 0xFFF
#define EC_OC_REG_IPR_INV_MPG_INIT 0x0
-
#define EC_OC_REG_IPR_MSR_SNC__A 0x2150046
#define EC_OC_REG_IPR_MSR_SNC__W 6
#define EC_OC_REG_IPR_MSR_SNC__M 0x3F
#define EC_OC_REG_IPR_MSR_SNC_INIT 0x0
-
-
#define EC_OC_RAM__A 0x2160000
-
-
-
-
#define CC_SID 0x1B
-
-
-
-
#define CC_COMM_EXEC__A 0x2400000
#define CC_COMM_EXEC__W 3
#define CC_COMM_EXEC__M 0x7
#define CC_COMM_INT_MSK__W 16
#define CC_COMM_INT_MSK__M 0xFFFF
-
-
-
-
-
-
#define CC_REG_COMM_EXEC__A 0x2410000
#define CC_REG_COMM_EXEC__W 3
#define CC_REG_COMM_EXEC__M 0x7
#define CC_REG_OSC_MODE_M20 0x1
#define CC_REG_OSC_MODE_M48 0x2
-
#define CC_REG_PLL_MODE__A 0x2410011
#define CC_REG_PLL_MODE__W 6
#define CC_REG_PLL_MODE__M 0x3F
#define CC_REG_PLL_MODE_OUT_EN_OFF 0x0
#define CC_REG_PLL_MODE_OUT_EN_ON 0x20
-
#define CC_REG_REF_DIVIDE__A 0x2410012
#define CC_REG_REF_DIVIDE__W 4
#define CC_REG_REF_DIVIDE__M 0xF
#define CC_REG_REF_DIVIDE_D09 0x9
#define CC_REG_REF_DIVIDE_D10 0xA
-
#define CC_REG_REF_DELAY__A 0x2410013
#define CC_REG_REF_DELAY__W 3
#define CC_REG_REF_DELAY__M 0x7
#define CC_REG_REF_DELAY_DELAY_DEL_6 0x4
#define CC_REG_REF_DELAY_DELAY_DEL_9 0x6
-
#define CC_REG_CLK_DELAY__A 0x2410014
#define CC_REG_CLK_DELAY__W 4
#define CC_REG_CLK_DELAY__M 0xF
#define CC_REG_CLK_DELAY_OFF 0x0
-
#define CC_REG_PWD_MODE__A 0x2410015
#define CC_REG_PWD_MODE__W 2
#define CC_REG_PWD_MODE__M 0x3
#define CC_REG_PWD_MODE_DOWN_PLL 0x2
#define CC_REG_PWD_MODE_DOWN_OSC 0x3
-
#define CC_REG_SOFT_RST__A 0x2410016
#define CC_REG_SOFT_RST__W 2
#define CC_REG_SOFT_RST__M 0x3
#define CC_REG_SOFT_RST_OSC__W 1
#define CC_REG_SOFT_RST_OSC__M 0x2
-
#define CC_REG_UPDATE__A 0x2410017
#define CC_REG_UPDATE__W 16
#define CC_REG_UPDATE__M 0xFFFF
#define CC_REG_UPDATE_KEY 0x3973
-
#define CC_REG_PLL_LOCK__A 0x2410018
#define CC_REG_PLL_LOCK__W 1
#define CC_REG_PLL_LOCK__M 0x1
#define CC_REG_PLL_LOCK_LOCK 0x1
-
#define CC_REG_JTAGID_L__A 0x2410019
#define CC_REG_JTAGID_L__W 16
#define CC_REG_JTAGID_L__M 0xFFFF
#define CC_REG_JTAGID_L_INIT 0x0
-
#define CC_REG_JTAGID_H__A 0x241001A
#define CC_REG_JTAGID_H__W 16
#define CC_REG_JTAGID_H__M 0xFFFF
#define CC_REG_JTAGID_H_INIT 0x0
-
-
-
-
#define LC_SID 0x1C
-
-
-
-
#define LC_COMM_EXEC__A 0x2800000
#define LC_COMM_EXEC__W 3
#define LC_COMM_EXEC__M 0x7
#define LC_COMM_INT_MSK__W 16
#define LC_COMM_INT_MSK__M 0xFFFF
-
-
-
-
-
#define LC_CT_REG_COMM_EXEC__A 0x2810000
#define LC_CT_REG_COMM_EXEC__W 3
#define LC_CT_REG_COMM_EXEC__M 0x7
#define LC_CT_REG_COMM_EXEC_CTL_HOLD 0x2
#define LC_CT_REG_COMM_EXEC_CTL_STEP 0x3
-
#define LC_CT_REG_COMM_STATE__A 0x2810001
#define LC_CT_REG_COMM_STATE__W 10
#define LC_CT_REG_COMM_STATE__M 0x3FF
#define LC_CT_REG_COMM_SERVICE1_LC__W 1
#define LC_CT_REG_COMM_SERVICE1_LC__M 0x1000
-
#define LC_CT_REG_COMM_INT_STA__A 0x2810007
#define LC_CT_REG_COMM_INT_STA__W 1
#define LC_CT_REG_COMM_INT_STA__M 0x1
#define LC_CT_REG_COMM_INT_STA_REQUEST__W 1
#define LC_CT_REG_COMM_INT_STA_REQUEST__M 0x1
-
#define LC_CT_REG_COMM_INT_MSK__A 0x2810008
#define LC_CT_REG_COMM_INT_MSK__W 1
#define LC_CT_REG_COMM_INT_MSK__M 0x1
#define LC_CT_REG_COMM_INT_MSK_REQUEST__W 1
#define LC_CT_REG_COMM_INT_MSK_REQUEST__M 0x1
-
-
-
#define LC_CT_REG_CTL_STK__AX 0x2810010
#define LC_CT_REG_CTL_STK__XSZ 4
#define LC_CT_REG_CTL_STK__W 10
#define LC_CT_REG_CTL_BPT__W 10
#define LC_CT_REG_CTL_BPT__M 0x3FF
-
-
-
-
#define LC_RA_RAM_PROC_DELAY_IF__A 0x2820006
#define LC_RA_RAM_PROC_DELAY_IF__W 16
#define LC_RA_RAM_PROC_DELAY_IF__M 0xFFFF
#define LC_RA_RAM_ADJUST_DELAY__W 16
#define LC_RA_RAM_ADJUST_DELAY__M 0xFFFF
-
-
-
-
#define LC_RA_RAM_PIPE_CP_PHASE_0__A 0x2820028
#define LC_RA_RAM_PIPE_CP_PHASE_0__W 16
#define LC_RA_RAM_PIPE_CP_PHASE_0__M 0xFFFF
#define LC_RA_RAM_PIPE_CP_PHASE_RZ__W 16
#define LC_RA_RAM_PIPE_CP_PHASE_RZ__M 0xFFFF
-
-
#define LC_RA_RAM_PIPE_CP_CRMM_0__A 0x2820030
#define LC_RA_RAM_PIPE_CP_CRMM_0__W 16
#define LC_RA_RAM_PIPE_CP_CRMM_0__M 0xFFFF
#define LC_RA_RAM_PIPE_CP_CRMM_RZ__W 16
#define LC_RA_RAM_PIPE_CP_CRMM_RZ__M 0xFFFF
-
-
#define LC_RA_RAM_PIPE_CP_SRMM_0__A 0x2820038
#define LC_RA_RAM_PIPE_CP_SRMM_0__W 16
#define LC_RA_RAM_PIPE_CP_SRMM_0__M 0xFFFF
#define LC_RA_RAM_PIPE_CP_SRMM_RZ__W 16
#define LC_RA_RAM_PIPE_CP_SRMM_RZ__M 0xFFFF
-
-
-
-
#define LC_RA_RAM_FILTER_CRMM_A__A 0x2820060
#define LC_RA_RAM_FILTER_CRMM_A__W 16
#define LC_RA_RAM_FILTER_CRMM_A__M 0xFFFF
#define LC_RA_RAM_FILTER_CRMM_TMP__W 16
#define LC_RA_RAM_FILTER_CRMM_TMP__M 0xFFFF
-
-
#define LC_RA_RAM_FILTER_SRMM_A__A 0x2820068
#define LC_RA_RAM_FILTER_SRMM_A__W 16
#define LC_RA_RAM_FILTER_SRMM_A__M 0xFFFF
#define LC_RA_RAM_FILTER_SRMM_TMP__W 16
#define LC_RA_RAM_FILTER_SRMM_TMP__M 0xFFFF
-
-
#define LC_RA_RAM_FILTER_PHASE_A__A 0x2820070
#define LC_RA_RAM_FILTER_PHASE_A__W 16
#define LC_RA_RAM_FILTER_PHASE_A__M 0xFFFF
#define LC_RA_RAM_FILTER_PHASE_TMP__W 16
#define LC_RA_RAM_FILTER_PHASE_TMP__M 0xFFFF
-
-
#define LC_RA_RAM_FILTER_DELAY_A__A 0x2820078
#define LC_RA_RAM_FILTER_DELAY_A__W 16
#define LC_RA_RAM_FILTER_DELAY_A__M 0xFFFF
#define LC_RA_RAM_FILTER_DELAY_TMP__W 16
#define LC_RA_RAM_FILTER_DELAY_TMP__M 0xFFFF
-
-
-
-
-
#define LC_IF_RAM_TRP_BPT0__AX 0x2830000
#define LC_IF_RAM_TRP_BPT0__XSZ 2
#define LC_IF_RAM_TRP_BPT0__W 12
#define LC_IF_RAM_TRP_WARM__W 12
#define LC_IF_RAM_TRP_WARM__M 0xFFF
-
-
-
-
-
-
#define B_HI_SID 0x10
-
-
-
-
#define B_HI_COMM_EXEC__A 0x400000
#define B_HI_COMM_EXEC__W 3
#define B_HI_COMM_EXEC__M 0x7
#define B_HI_COMM_INT_MSK__W 16
#define B_HI_COMM_INT_MSK__M 0xFFFF
-
-
-
-
-
#define B_HI_CT_REG_COMM_EXEC__A 0x410000
#define B_HI_CT_REG_COMM_EXEC__W 3
#define B_HI_CT_REG_COMM_EXEC__M 0x7
#define B_HI_CT_REG_COMM_EXEC_CTL_HOLD 0x2
#define B_HI_CT_REG_COMM_EXEC_CTL_STEP 0x3
-
#define B_HI_CT_REG_COMM_STATE__A 0x410001
#define B_HI_CT_REG_COMM_STATE__W 10
#define B_HI_CT_REG_COMM_STATE__M 0x3FF
#define B_HI_CT_REG_COMM_SERVICE1_HI__W 1
#define B_HI_CT_REG_COMM_SERVICE1_HI__M 0x1
-
#define B_HI_CT_REG_COMM_INT_STA__A 0x410007
#define B_HI_CT_REG_COMM_INT_STA__W 1
#define B_HI_CT_REG_COMM_INT_STA__M 0x1
#define B_HI_CT_REG_COMM_INT_STA_REQUEST__W 1
#define B_HI_CT_REG_COMM_INT_STA_REQUEST__M 0x1
-
#define B_HI_CT_REG_COMM_INT_MSK__A 0x410008
#define B_HI_CT_REG_COMM_INT_MSK__W 1
#define B_HI_CT_REG_COMM_INT_MSK__M 0x1
#define B_HI_CT_REG_COMM_INT_MSK_REQUEST__W 1
#define B_HI_CT_REG_COMM_INT_MSK_REQUEST__M 0x1
-
-
-
#define B_HI_CT_REG_CTL_STK__AX 0x410010
#define B_HI_CT_REG_CTL_STK__XSZ 4
#define B_HI_CT_REG_CTL_STK__W 10
#define B_HI_CT_REG_CTL_BPT__W 10
#define B_HI_CT_REG_CTL_BPT__M 0x3FF
-
-
-
-
-
#define B_HI_RA_RAM_SLV0_FLG_SMM__A 0x420010
#define B_HI_RA_RAM_SLV0_FLG_SMM__W 1
#define B_HI_RA_RAM_SLV0_FLG_SMM__M 0x1
#define B_HI_RA_RAM_SLV0_FLG_SMM_MULTI 0x0
#define B_HI_RA_RAM_SLV0_FLG_SMM_SINGLE 0x1
-
#define B_HI_RA_RAM_SLV0_DEV_ID__A 0x420011
#define B_HI_RA_RAM_SLV0_DEV_ID__W 7
#define B_HI_RA_RAM_SLV0_DEV_ID__M 0x7F
#define B_HI_RA_RAM_SLV0_FLG_CRC_CONTINUE 0x0
#define B_HI_RA_RAM_SLV0_FLG_CRC_RESTART 0x1
-
#define B_HI_RA_RAM_SLV0_FLG_ACC__A 0x420013
#define B_HI_RA_RAM_SLV0_FLG_ACC__W 3
#define B_HI_RA_RAM_SLV0_FLG_ACC__M 0x7
#define B_HI_RA_RAM_SLV0_FLG_ACC_BRC_NORMAL 0x0
#define B_HI_RA_RAM_SLV0_FLG_ACC_BRC_BROADCAST 0x4
-
#define B_HI_RA_RAM_SLV0_STATE__A 0x420014
#define B_HI_RA_RAM_SLV0_STATE__W 1
#define B_HI_RA_RAM_SLV0_STATE__M 0x1
#define B_HI_RA_RAM_SLV0_STATE_ADDRESS 0x0
#define B_HI_RA_RAM_SLV0_STATE_DATA 0x1
-
#define B_HI_RA_RAM_SLV0_BLK_BNK__A 0x420015
#define B_HI_RA_RAM_SLV0_BLK_BNK__W 12
#define B_HI_RA_RAM_SLV0_BLK_BNK__M 0xFFF
#define B_HI_RA_RAM_SLV0_BLK_BNK_BLK__W 6
#define B_HI_RA_RAM_SLV0_BLK_BNK_BLK__M 0xFC0
-
#define B_HI_RA_RAM_SLV0_ADDR__A 0x420016
#define B_HI_RA_RAM_SLV0_ADDR__W 16
#define B_HI_RA_RAM_SLV0_ADDR__M 0xFFFF
#define B_HI_RA_RAM_SLV0_READBACK__W 16
#define B_HI_RA_RAM_SLV0_READBACK__M 0xFFFF
-
-
-
#define B_HI_RA_RAM_SLV1_FLG_SMM__A 0x420020
#define B_HI_RA_RAM_SLV1_FLG_SMM__W 1
#define B_HI_RA_RAM_SLV1_FLG_SMM__M 0x1
#define B_HI_RA_RAM_SLV1_FLG_SMM_MULTI 0x0
#define B_HI_RA_RAM_SLV1_FLG_SMM_SINGLE 0x1
-
#define B_HI_RA_RAM_SLV1_DEV_ID__A 0x420021
#define B_HI_RA_RAM_SLV1_DEV_ID__W 7
#define B_HI_RA_RAM_SLV1_DEV_ID__M 0x7F
#define B_HI_RA_RAM_SLV1_FLG_CRC_CONTINUE 0x0
#define B_HI_RA_RAM_SLV1_FLG_CRC_RESTART 0x1
-
#define B_HI_RA_RAM_SLV1_FLG_ACC__A 0x420023
#define B_HI_RA_RAM_SLV1_FLG_ACC__W 3
#define B_HI_RA_RAM_SLV1_FLG_ACC__M 0x7
#define B_HI_RA_RAM_SLV1_FLG_ACC_BRC_NORMAL 0x0
#define B_HI_RA_RAM_SLV1_FLG_ACC_BRC_BROADCAST 0x4
-
#define B_HI_RA_RAM_SLV1_STATE__A 0x420024
#define B_HI_RA_RAM_SLV1_STATE__W 1
#define B_HI_RA_RAM_SLV1_STATE__M 0x1
#define B_HI_RA_RAM_SLV1_STATE_ADDRESS 0x0
#define B_HI_RA_RAM_SLV1_STATE_DATA 0x1
-
#define B_HI_RA_RAM_SLV1_BLK_BNK__A 0x420025
#define B_HI_RA_RAM_SLV1_BLK_BNK__W 12
#define B_HI_RA_RAM_SLV1_BLK_BNK__M 0xFFF
#define B_HI_RA_RAM_SLV1_BLK_BNK_BLK__W 6
#define B_HI_RA_RAM_SLV1_BLK_BNK_BLK__M 0xFC0
-
#define B_HI_RA_RAM_SLV1_ADDR__A 0x420026
#define B_HI_RA_RAM_SLV1_ADDR__W 16
#define B_HI_RA_RAM_SLV1_ADDR__M 0xFFFF
#define B_HI_RA_RAM_SLV1_READBACK__W 16
#define B_HI_RA_RAM_SLV1_READBACK__M 0xFFFF
-
-
-
#define B_HI_RA_RAM_SRV_SEM__A 0x420030
#define B_HI_RA_RAM_SRV_SEM__W 1
#define B_HI_RA_RAM_SRV_SEM__M 0x1
#define B_HI_RA_RAM_SRV_SEM_FREE 0x0
#define B_HI_RA_RAM_SRV_SEM_CLAIMED 0x1
-
#define B_HI_RA_RAM_SRV_RES__A 0x420031
#define B_HI_RA_RAM_SRV_RES__W 3
#define B_HI_RA_RAM_SRV_RES__M 0x7
#define B_HI_RA_RAM_SRV_RES_ARBITRATION_FAILED 0x3
#define B_HI_RA_RAM_SRV_RES_INTERNAL_ERROR 0x4
-
#define B_HI_RA_RAM_SRV_CMD__A 0x420032
#define B_HI_RA_RAM_SRV_CMD__W 3
#define B_HI_RA_RAM_SRV_CMD__M 0x7
#define B_HI_RA_RAM_SRV_CMD_TRANSMIT 0x5
#define B_HI_RA_RAM_SRV_CMD_EXECUTE 0x6
-
#define B_HI_RA_RAM_SRV_PAR__AX 0x420033
#define B_HI_RA_RAM_SRV_PAR__XSZ 5
#define B_HI_RA_RAM_SRV_PAR__W 16
#define B_HI_RA_RAM_SRV_PAR__M 0xFFFF
-
-
#define B_HI_RA_RAM_SRV_NOP_RES__A 0x420031
#define B_HI_RA_RAM_SRV_NOP_RES__W 3
#define B_HI_RA_RAM_SRV_NOP_RES__M 0x7
#define B_HI_RA_RAM_SRV_NOP_RES_OK 0x0
#define B_HI_RA_RAM_SRV_NOP_RES_INTERNAL_ERROR 0x4
-
-
#define B_HI_RA_RAM_SRV_UIO_RES__A 0x420031
#define B_HI_RA_RAM_SRV_UIO_RES__W 3
#define B_HI_RA_RAM_SRV_UIO_RES__M 0x7
#define B_HI_RA_RAM_SRV_UIO_SET_DIR_OUT 0x0
#define B_HI_RA_RAM_SRV_UIO_SET_DIR_IN 0x2
-
-
#define B_HI_RA_RAM_SRV_RST_RES__A 0x420031
#define B_HI_RA_RAM_SRV_RST_RES__W 1
#define B_HI_RA_RAM_SRV_RST_RES__M 0x1
#define B_HI_RA_RAM_SRV_RST_KEY__M 0xFFFF
#define B_HI_RA_RAM_SRV_RST_KEY_ACT 0x3973
-
-
#define B_HI_RA_RAM_SRV_CFG_RES__A 0x420031
#define B_HI_RA_RAM_SRV_CFG_RES__W 1
#define B_HI_RA_RAM_SRV_CFG_RES__M 0x1
#define B_HI_RA_RAM_SRV_CFG_KEY__M 0xFFFF
#define B_HI_RA_RAM_SRV_CFG_KEY_ACT 0x3973
-
#define B_HI_RA_RAM_SRV_CFG_DIV__A 0x420034
#define B_HI_RA_RAM_SRV_CFG_DIV__W 5
#define B_HI_RA_RAM_SRV_CFG_DIV__M 0x1F
#define B_HI_RA_RAM_SRV_CFG_ACT_PWD_NOP 0x0
#define B_HI_RA_RAM_SRV_CFG_ACT_PWD_EXE 0x8
-
-
#define B_HI_RA_RAM_SRV_CPY_RES__A 0x420031
#define B_HI_RA_RAM_SRV_CPY_RES__W 1
#define B_HI_RA_RAM_SRV_CPY_RES__M 0x1
#define B_HI_RA_RAM_SRV_CPY_RES_OK 0x0
#define B_HI_RA_RAM_SRV_CPY_RES_ERROR 0x1
-
#define B_HI_RA_RAM_SRV_CPY_SBB__A 0x420033
#define B_HI_RA_RAM_SRV_CPY_SBB__W 12
#define B_HI_RA_RAM_SRV_CPY_SBB__M 0xFFF
#define B_HI_RA_RAM_SRV_CPY_SBB_BLK__W 6
#define B_HI_RA_RAM_SRV_CPY_SBB_BLK__M 0xFC0
-
#define B_HI_RA_RAM_SRV_CPY_SAD__A 0x420034
#define B_HI_RA_RAM_SRV_CPY_SAD__W 16
#define B_HI_RA_RAM_SRV_CPY_SAD__M 0xFFFF
#define B_HI_RA_RAM_SRV_CPY_DBB_BLK__W 6
#define B_HI_RA_RAM_SRV_CPY_DBB_BLK__M 0xFC0
-
#define B_HI_RA_RAM_SRV_CPY_DAD__A 0x420034
#define B_HI_RA_RAM_SRV_CPY_DAD__W 16
#define B_HI_RA_RAM_SRV_CPY_DAD__M 0xFFFF
-
-
#define B_HI_RA_RAM_SRV_TRM_RES__A 0x420031
#define B_HI_RA_RAM_SRV_TRM_RES__W 2
#define B_HI_RA_RAM_SRV_TRM_RES__M 0x3
#define B_HI_RA_RAM_SRV_TRM_RES_ERROR 0x1
#define B_HI_RA_RAM_SRV_TRM_RES_ARBITRATION_FAILED 0x3
-
#define B_HI_RA_RAM_SRV_TRM_MST__A 0x420033
#define B_HI_RA_RAM_SRV_TRM_MST__W 12
#define B_HI_RA_RAM_SRV_TRM_MST__M 0xFFF
#define B_HI_RA_RAM_SRV_TRM_TRM_DAT__W 8
#define B_HI_RA_RAM_SRV_TRM_TRM_DAT__M 0xFF
-
#define B_HI_RA_RAM_SRV_TRM_DBB__A 0x420033
#define B_HI_RA_RAM_SRV_TRM_DBB__W 12
#define B_HI_RA_RAM_SRV_TRM_DBB__M 0xFFF
#define B_HI_RA_RAM_SRV_TRM_DBB_BLK__W 6
#define B_HI_RA_RAM_SRV_TRM_DBB_BLK__M 0xFC0
-
#define B_HI_RA_RAM_SRV_TRM_DAD__A 0x420034
#define B_HI_RA_RAM_SRV_TRM_DAD__W 16
#define B_HI_RA_RAM_SRV_TRM_DAD__M 0xFFFF
-
-
-
#define B_HI_RA_RAM_USR_BEGIN__A 0x420040
#define B_HI_RA_RAM_USR_BEGIN__W 16
#define B_HI_RA_RAM_USR_BEGIN__M 0xFFFF
#define B_HI_RA_RAM_USR_END__W 16
#define B_HI_RA_RAM_USR_END__M 0xFFFF
-
-
-
-
-
#define B_HI_IF_RAM_TRP_BPT0__AX 0x430000
#define B_HI_IF_RAM_TRP_BPT0__XSZ 2
#define B_HI_IF_RAM_TRP_BPT0__W 12
#define B_HI_IF_RAM_TRP_STKU__W 12
#define B_HI_IF_RAM_TRP_STKU__M 0xFFF
-
-
-
#define B_HI_IF_RAM_USR_BEGIN__A 0x430200
#define B_HI_IF_RAM_USR_BEGIN__W 12
#define B_HI_IF_RAM_USR_BEGIN__M 0xFFF
#define B_HI_IF_RAM_USR_END__W 12
#define B_HI_IF_RAM_USR_END__M 0xFFF
-
-
-
-
#define B_SC_SID 0x11
-
-
-
-
#define B_SC_COMM_EXEC__A 0x800000
#define B_SC_COMM_EXEC__W 3
#define B_SC_COMM_EXEC__M 0x7
#define B_SC_COMM_INT_MSK__W 16
#define B_SC_COMM_INT_MSK__M 0xFFFF
-
-
-
-
-
#define B_SC_CT_REG_COMM_EXEC__A 0x810000
#define B_SC_CT_REG_COMM_EXEC__W 3
#define B_SC_CT_REG_COMM_EXEC__M 0x7
#define B_SC_CT_REG_COMM_EXEC_CTL_HOLD 0x2
#define B_SC_CT_REG_COMM_EXEC_CTL_STEP 0x3
-
#define B_SC_CT_REG_COMM_STATE__A 0x810001
#define B_SC_CT_REG_COMM_STATE__W 10
#define B_SC_CT_REG_COMM_STATE__M 0x3FF
#define B_SC_CT_REG_COMM_SERVICE1_SC__W 1
#define B_SC_CT_REG_COMM_SERVICE1_SC__M 0x2
-
#define B_SC_CT_REG_COMM_INT_STA__A 0x810007
#define B_SC_CT_REG_COMM_INT_STA__W 1
#define B_SC_CT_REG_COMM_INT_STA__M 0x1
#define B_SC_CT_REG_COMM_INT_STA_REQUEST__W 1
#define B_SC_CT_REG_COMM_INT_STA_REQUEST__M 0x1
-
#define B_SC_CT_REG_COMM_INT_MSK__A 0x810008
#define B_SC_CT_REG_COMM_INT_MSK__W 1
#define B_SC_CT_REG_COMM_INT_MSK__M 0x1
#define B_SC_CT_REG_COMM_INT_MSK_REQUEST__W 1
#define B_SC_CT_REG_COMM_INT_MSK_REQUEST__M 0x1
-
-
-
#define B_SC_CT_REG_CTL_STK__AX 0x810010
#define B_SC_CT_REG_CTL_STK__XSZ 4
#define B_SC_CT_REG_CTL_STK__W 10
#define B_SC_CT_REG_CTL_BPT__W 10
#define B_SC_CT_REG_CTL_BPT__M 0x3FF
-
-
-
-
#define B_SC_RA_RAM_PARAM0__A 0x820040
#define B_SC_RA_RAM_PARAM0__W 16
#define B_SC_RA_RAM_PARAM0__M 0xFFFF
#define B_SC_RA_RAM_LOCKTRACK_TRACK_ERROR 0xA
#define B_SC_RA_RAM_LOCKTRACK_MAX 0xB
-
-
#define B_SC_RA_RAM_OP_PARAM__A 0x820048
#define B_SC_RA_RAM_OP_PARAM__W 13
#define B_SC_RA_RAM_OP_PARAM__M 0x1FFF
#define B_SC_RA_RAM_LOCK_NODVBT__W 1
#define B_SC_RA_RAM_LOCK_NODVBT__M 0x8
-
-
#define B_SC_RA_RAM_BE_OPT_ENA__A 0x82004C
#define B_SC_RA_RAM_BE_OPT_ENA__W 5
#define B_SC_RA_RAM_BE_OPT_ENA__M 0x1F
#define B_SC_RA_RAM_CE_REG_NE_FD_OFF__M 0xFFFF
#define B_SC_RA_RAM_CE_REG_NE_FD_OFF__PRE 0xA0
-
-
-
-
#define B_SC_RA_RAM_FR_2K_MAN_SH__A 0x820055
#define B_SC_RA_RAM_FR_2K_MAN_SH__W 16
#define B_SC_RA_RAM_FR_2K_MAN_SH__M 0xFFFF
#define B_SC_RA_RAM_FR_2K_LEAK_SH__M 0xFFFF
#define B_SC_RA_RAM_FR_2K_LEAK_SH__PRE 0x2
-
-
#define B_SC_RA_RAM_FR_8K_MAN_SH__A 0x820059
#define B_SC_RA_RAM_FR_8K_MAN_SH__W 16
#define B_SC_RA_RAM_FR_8K_MAN_SH__M 0xFFFF
#define B_SC_RA_RAM_FR_8K_LEAK_SH__M 0xFFFF
#define B_SC_RA_RAM_FR_8K_LEAK_SH__PRE 0x2
-
-
#define B_SC_RA_RAM_CO_TD_CAL_2K__A 0x82005D
#define B_SC_RA_RAM_CO_TD_CAL_2K__W 16
#define B_SC_RA_RAM_CO_TD_CAL_2K__M 0xFFFF
#define B_SC_RA_RAM_PILOT_CPD_EXP_MARG_TILT__M 0xFFFF
#define B_SC_RA_RAM_PILOT_CPD_EXP_MARG_TILT__PRE 0x0
-
-
-
-
#define B_SC_RA_RAM_DIVERSITY_DELAY_2K_32__A 0x820098
#define B_SC_RA_RAM_DIVERSITY_DELAY_2K_32__W 16
#define B_SC_RA_RAM_DIVERSITY_DELAY_2K_32__M 0xFFFF
#define B_SC_RA_RAM_DIVERSITY_DELAY_2K_4__M 0xFFFF
#define B_SC_RA_RAM_DIVERSITY_DELAY_2K_4__PRE 0x258
-
-
#define B_SC_RA_RAM_DIVERSITY_DELAY_8K_32__A 0x82009C
#define B_SC_RA_RAM_DIVERSITY_DELAY_8K_32__W 16
#define B_SC_RA_RAM_DIVERSITY_DELAY_8K_32__M 0xFFFF
#define B_SC_RA_RAM_DIVERSITY_DELAY_8K_4__M 0xFFFF
#define B_SC_RA_RAM_DIVERSITY_DELAY_8K_4__PRE 0xDAC
-
-
#define B_SC_RA_RAM_IR_FREQ__A 0x8200D0
#define B_SC_RA_RAM_IR_FREQ__W 16
#define B_SC_RA_RAM_IR_FREQ__M 0xFFFF
#define B_SC_RA_RAM_IR_FREQ__PRE 0x0
-
-
-
-
#define B_SC_RA_RAM_IR_COARSE_2K_LENGTH__A 0x8200D1
#define B_SC_RA_RAM_IR_COARSE_2K_LENGTH__W 16
#define B_SC_RA_RAM_IR_COARSE_2K_LENGTH__M 0xFFFF
#define B_SC_RA_RAM_IR_COARSE_2K_KAISINC__M 0xFFFF
#define B_SC_RA_RAM_IR_COARSE_2K_KAISINC__PRE 0x100
-
-
#define B_SC_RA_RAM_IR_COARSE_8K_LENGTH__A 0x8200D4
#define B_SC_RA_RAM_IR_COARSE_8K_LENGTH__W 16
#define B_SC_RA_RAM_IR_COARSE_8K_LENGTH__M 0xFFFF
#define B_SC_RA_RAM_IR_COARSE_8K_KAISINC__M 0xFFFF
#define B_SC_RA_RAM_IR_COARSE_8K_KAISINC__PRE 0x200
-
-
-
-
#define B_SC_RA_RAM_IR_FINE_2K_LENGTH__A 0x8200D7
#define B_SC_RA_RAM_IR_FINE_2K_LENGTH__W 16
#define B_SC_RA_RAM_IR_FINE_2K_LENGTH__M 0xFFFF
#define B_SC_RA_RAM_IR_FINE_2K_KAISINC__M 0xFFFF
#define B_SC_RA_RAM_IR_FINE_2K_KAISINC__PRE 0x100
-
-
#define B_SC_RA_RAM_IR_FINE_8K_LENGTH__A 0x8200DA
#define B_SC_RA_RAM_IR_FINE_8K_LENGTH__W 16
#define B_SC_RA_RAM_IR_FINE_8K_LENGTH__M 0xFFFF
#define B_SC_RA_RAM_IR_FINE_8K_KAISINC__M 0xFFFF
#define B_SC_RA_RAM_IR_FINE_8K_KAISINC__PRE 0x40
-
-
#define B_SC_RA_RAM_ECHO_SHIFT_LIM__A 0x8200DD
#define B_SC_RA_RAM_ECHO_SHIFT_LIM__W 16
#define B_SC_RA_RAM_ECHO_SHIFT_LIM__M 0xFFFF
#define B_SC_RA_RAM_ECHO_SHIFT_TERM_TIMEOUT__W 6
#define B_SC_RA_RAM_ECHO_SHIFT_TERM_TIMEOUT__M 0xFC00
-
-
-
-
#define B_SC_RA_RAM_NI_INIT_2K_PER_LEFT__A 0x8200E0
#define B_SC_RA_RAM_NI_INIT_2K_PER_LEFT__W 16
#define B_SC_RA_RAM_NI_INIT_2K_PER_LEFT__M 0xFFFF
#define B_SC_RA_RAM_NI_INIT_2K_POS_LR__M 0xFFFF
#define B_SC_RA_RAM_NI_INIT_2K_POS_LR__PRE 0xE8
-
-
#define B_SC_RA_RAM_NI_INIT_8K_PER_LEFT__A 0x8200E3
#define B_SC_RA_RAM_NI_INIT_8K_PER_LEFT__W 16
#define B_SC_RA_RAM_NI_INIT_8K_PER_LEFT__M 0xFFFF
#define B_SC_RA_RAM_NI_INIT_8K_POS_LR__M 0xFFFF
#define B_SC_RA_RAM_NI_INIT_8K_POS_LR__PRE 0xA0
-
-
#define B_SC_RA_RAM_SAMPLE_RATE_COUNT__A 0x8200E8
#define B_SC_RA_RAM_SAMPLE_RATE_COUNT__W 16
#define B_SC_RA_RAM_SAMPLE_RATE_COUNT__M 0xFFFF
#define B_SC_RA_RAM_SAMPLE_RATE_STEP__M 0xFFFF
#define B_SC_RA_RAM_SAMPLE_RATE_STEP__PRE 0x44C
-
-
#define B_SC_RA_RAM_TPS_TIMEOUT_LIM__A 0x8200EA
#define B_SC_RA_RAM_TPS_TIMEOUT_LIM__W 16
#define B_SC_RA_RAM_TPS_TIMEOUT_LIM__M 0xFFFF
#define B_SC_RA_RAM_BOOTCOUNT__W 16
#define B_SC_RA_RAM_BOOTCOUNT__M 0xFFFF
-
-
#define B_SC_RA_RAM_LC_ABS_2K__A 0x8200F4
#define B_SC_RA_RAM_LC_ABS_2K__W 16
#define B_SC_RA_RAM_LC_ABS_2K__M 0xFFFF
#define B_SC_RA_RAM_STACKUNDERFLOW__W 16
#define B_SC_RA_RAM_STACKUNDERFLOW__M 0xFFFF
-
-
#define B_SC_RA_RAM_NF_MAXECHOTOKEN__A 0x820148
#define B_SC_RA_RAM_NF_MAXECHOTOKEN__W 16
#define B_SC_RA_RAM_NF_MAXECHOTOKEN__M 0xFFFF
#define B_SC_RA_RAM_NF_ECHOTABLE__W 16
#define B_SC_RA_RAM_NF_ECHOTABLE__M 0xFFFF
-
-
-
-
#define B_SC_RA_RAM_EQ_IS_GAIN_UNKNOWN_MAN__A 0x8201A0
#define B_SC_RA_RAM_EQ_IS_GAIN_UNKNOWN_MAN__W 16
#define B_SC_RA_RAM_EQ_IS_GAIN_UNKNOWN_MAN__M 0xFFFF
#define B_SC_RA_RAM_EQ_IS_GAIN_UNKNOWN_EXP__M 0xFFFF
#define B_SC_RA_RAM_EQ_IS_GAIN_UNKNOWN_EXP__PRE 0x4
-
-
#define B_SC_RA_RAM_EQ_IS_GAIN_QPSK_MAN__A 0x8201A2
#define B_SC_RA_RAM_EQ_IS_GAIN_QPSK_MAN__W 16
#define B_SC_RA_RAM_EQ_IS_GAIN_QPSK_MAN__M 0xFFFF
#define B_SC_RA_RAM_EQ_IS_GAIN_QPSK_EXP__A 0x8201A3
#define B_SC_RA_RAM_EQ_IS_GAIN_QPSK_EXP__W 16
#define B_SC_RA_RAM_EQ_IS_GAIN_QPSK_EXP__M 0xFFFF
-#define B_SC_RA_RAM_EQ_IS_GAIN_QPSK_EXP__PRE 0x4
-
-
+#define B_SC_RA_RAM_EQ_IS_GAIN_QPSK_EXP__PRE 0x4
#define B_SC_RA_RAM_EQ_IS_GAIN_16QAM_MAN__A 0x8201A4
#define B_SC_RA_RAM_EQ_IS_GAIN_16QAM_MAN__W 16
#define B_SC_RA_RAM_EQ_IS_GAIN_16QAM_EXP__M 0xFFFF
#define B_SC_RA_RAM_EQ_IS_GAIN_16QAM_EXP__PRE 0x5
-
-
#define B_SC_RA_RAM_EQ_IS_GAIN_16QAM_A2_MAN__A 0x8201A6
#define B_SC_RA_RAM_EQ_IS_GAIN_16QAM_A2_MAN__W 16
#define B_SC_RA_RAM_EQ_IS_GAIN_16QAM_A2_MAN__M 0xFFFF
#define B_SC_RA_RAM_EQ_IS_GAIN_16QAM_A2_EXP__M 0xFFFF
#define B_SC_RA_RAM_EQ_IS_GAIN_16QAM_A2_EXP__PRE 0x4
-
-
#define B_SC_RA_RAM_EQ_IS_GAIN_16QAM_A4_MAN__A 0x8201A8
#define B_SC_RA_RAM_EQ_IS_GAIN_16QAM_A4_MAN__W 16
#define B_SC_RA_RAM_EQ_IS_GAIN_16QAM_A4_MAN__M 0xFFFF
#define B_SC_RA_RAM_EQ_IS_GAIN_16QAM_A4_EXP__M 0xFFFF
#define B_SC_RA_RAM_EQ_IS_GAIN_16QAM_A4_EXP__PRE 0x5
-
-
#define B_SC_RA_RAM_EQ_IS_GAIN_64QAM_MAN__A 0x8201AA
#define B_SC_RA_RAM_EQ_IS_GAIN_64QAM_MAN__W 16
#define B_SC_RA_RAM_EQ_IS_GAIN_64QAM_MAN__M 0xFFFF
#define B_SC_RA_RAM_EQ_IS_GAIN_64QAM_EXP__M 0xFFFF
#define B_SC_RA_RAM_EQ_IS_GAIN_64QAM_EXP__PRE 0x5
-
-
#define B_SC_RA_RAM_EQ_IS_GAIN_64QAM_A2_MAN__A 0x8201AC
#define B_SC_RA_RAM_EQ_IS_GAIN_64QAM_A2_MAN__W 16
#define B_SC_RA_RAM_EQ_IS_GAIN_64QAM_A2_MAN__M 0xFFFF
#define B_SC_RA_RAM_EQ_IS_GAIN_64QAM_A2_EXP__M 0xFFFF
#define B_SC_RA_RAM_EQ_IS_GAIN_64QAM_A2_EXP__PRE 0x4
-
-
#define B_SC_RA_RAM_EQ_IS_GAIN_64QAM_A4_MAN__A 0x8201AE
#define B_SC_RA_RAM_EQ_IS_GAIN_64QAM_A4_MAN__W 16
#define B_SC_RA_RAM_EQ_IS_GAIN_64QAM_A4_MAN__M 0xFFFF
#define B_SC_RA_RAM_PROC_ECHO_DIVERSITY 0x8
#define B_SC_RA_RAM_PROC_MAX 0x9
-
-
-
-
-
#define B_SC_IF_RAM_TRP_RST__AX 0x830000
#define B_SC_IF_RAM_TRP_RST__XSZ 2
#define B_SC_IF_RAM_TRP_RST__W 12
#define B_SC_IF_RAM_TRP_STKU__W 12
#define B_SC_IF_RAM_TRP_STKU__M 0xFFF
-
-
-
#define B_SC_IF_RAM_VERSION_MA_MI__A 0x830FFE
#define B_SC_IF_RAM_VERSION_MA_MI__W 12
#define B_SC_IF_RAM_VERSION_MA_MI__M 0xFFF
#define B_SC_IF_RAM_VERSION_PATCH__W 12
#define B_SC_IF_RAM_VERSION_PATCH__M 0xFFF
-
-
-
-
-
-
-
-
#define B_FE_COMM_EXEC__A 0xC00000
#define B_FE_COMM_EXEC__W 3
#define B_FE_COMM_EXEC__M 0x7
#define B_FE_COMM_INT_MSK__W 16
#define B_FE_COMM_INT_MSK__M 0xFFFF
-
-
-
-
#define B_FE_AD_SID 0x1
-
-
-
-
-
#define B_FE_AD_REG_COMM_EXEC__A 0xC10000
#define B_FE_AD_REG_COMM_EXEC__W 3
#define B_FE_AD_REG_COMM_EXEC__M 0x7
#define B_FE_AD_REG_COMM_EXEC_CTL_HOLD 0x2
#define B_FE_AD_REG_COMM_EXEC_CTL_STEP 0x3
-
#define B_FE_AD_REG_COMM_MB__A 0xC10002
#define B_FE_AD_REG_COMM_MB__W 2
#define B_FE_AD_REG_COMM_MB__M 0x3
#define B_FE_AD_REG_COMM_INT_STA_ADC_OVERFLOW__W 1
#define B_FE_AD_REG_COMM_INT_STA_ADC_OVERFLOW__M 0x1
-
#define B_FE_AD_REG_COMM_INT_MSK__A 0xC10008
#define B_FE_AD_REG_COMM_INT_MSK__W 2
#define B_FE_AD_REG_COMM_INT_MSK__M 0x3
#define B_FE_AD_REG_COMM_INT_MSK_ADC_OVERFLOW__W 1
#define B_FE_AD_REG_COMM_INT_MSK_ADC_OVERFLOW__M 0x1
-
#define B_FE_AD_REG_CUR_SEL__A 0xC10010
#define B_FE_AD_REG_CUR_SEL__W 2
#define B_FE_AD_REG_CUR_SEL__M 0x3
#define B_FE_AD_REG_CUR_SEL_INIT 0x2
-
#define B_FE_AD_REG_OVERFLOW__A 0xC10011
#define B_FE_AD_REG_OVERFLOW__W 1
#define B_FE_AD_REG_OVERFLOW__M 0x1
#define B_FE_AD_REG_OVERFLOW_INIT 0x0
-
#define B_FE_AD_REG_FDB_IN__A 0xC10012
#define B_FE_AD_REG_FDB_IN__W 1
#define B_FE_AD_REG_FDB_IN__M 0x1
#define B_FE_AD_REG_FDB_IN_INIT 0x0
-
#define B_FE_AD_REG_PD__A 0xC10013
#define B_FE_AD_REG_PD__W 1
#define B_FE_AD_REG_PD__M 0x1
#define B_FE_AD_REG_PD_INIT 0x1
-
#define B_FE_AD_REG_INVEXT__A 0xC10014
#define B_FE_AD_REG_INVEXT__W 1
#define B_FE_AD_REG_INVEXT__M 0x1
#define B_FE_AD_REG_INVEXT_INIT 0x0
-
#define B_FE_AD_REG_CLKNEG__A 0xC10015
#define B_FE_AD_REG_CLKNEG__W 1
#define B_FE_AD_REG_CLKNEG__M 0x1
#define B_FE_AD_REG_CLKNEG_INIT 0x0
-
#define B_FE_AD_REG_MON_IN_MUX__A 0xC10016
#define B_FE_AD_REG_MON_IN_MUX__W 2
#define B_FE_AD_REG_MON_IN_MUX__M 0x3
#define B_FE_AD_REG_MON_IN_MUX_INIT 0x0
-
#define B_FE_AD_REG_MON_IN5__A 0xC10017
#define B_FE_AD_REG_MON_IN5__W 10
#define B_FE_AD_REG_MON_IN5__M 0x3FF
#define B_FE_AD_REG_MON_IN5_INIT 0x0
-
#define B_FE_AD_REG_MON_IN4__A 0xC10018
#define B_FE_AD_REG_MON_IN4__W 10
#define B_FE_AD_REG_MON_IN4__M 0x3FF
#define B_FE_AD_REG_MON_IN4_INIT 0x0
-
#define B_FE_AD_REG_MON_IN3__A 0xC10019
#define B_FE_AD_REG_MON_IN3__W 10
#define B_FE_AD_REG_MON_IN3__M 0x3FF
#define B_FE_AD_REG_MON_IN3_INIT 0x0
-
#define B_FE_AD_REG_MON_IN2__A 0xC1001A
#define B_FE_AD_REG_MON_IN2__W 10
#define B_FE_AD_REG_MON_IN2__M 0x3FF
#define B_FE_AD_REG_MON_IN2_INIT 0x0
-
#define B_FE_AD_REG_MON_IN1__A 0xC1001B
#define B_FE_AD_REG_MON_IN1__W 10
#define B_FE_AD_REG_MON_IN1__M 0x3FF
#define B_FE_AD_REG_MON_IN1_INIT 0x0
-
#define B_FE_AD_REG_MON_IN0__A 0xC1001C
#define B_FE_AD_REG_MON_IN0__W 10
#define B_FE_AD_REG_MON_IN0__M 0x3FF
#define B_FE_AD_REG_MON_IN0_INIT 0x0
-
#define B_FE_AD_REG_MON_IN_VAL__A 0xC1001D
#define B_FE_AD_REG_MON_IN_VAL__W 1
#define B_FE_AD_REG_MON_IN_VAL__M 0x1
#define B_FE_AD_REG_MON_IN_VAL_INIT 0x0
-
#define B_FE_AD_REG_CTR_CLK_O__A 0xC1001E
#define B_FE_AD_REG_CTR_CLK_O__W 1
#define B_FE_AD_REG_CTR_CLK_O__M 0x1
#define B_FE_AD_REG_CTR_CLK_O_INIT 0x0
-
#define B_FE_AD_REG_CTR_CLK_E_O__A 0xC1001F
#define B_FE_AD_REG_CTR_CLK_E_O__W 1
#define B_FE_AD_REG_CTR_CLK_E_O__M 0x1
#define B_FE_AD_REG_CTR_CLK_E_O_INIT 0x1
-
#define B_FE_AD_REG_CTR_VAL_O__A 0xC10020
#define B_FE_AD_REG_CTR_VAL_O__W 1
#define B_FE_AD_REG_CTR_VAL_O__M 0x1
#define B_FE_AD_REG_CTR_VAL_O_INIT 0x0
-
#define B_FE_AD_REG_CTR_VAL_E_O__A 0xC10021
#define B_FE_AD_REG_CTR_VAL_E_O__W 1
#define B_FE_AD_REG_CTR_VAL_E_O__M 0x1
#define B_FE_AD_REG_CTR_VAL_E_O_INIT 0x1
-
#define B_FE_AD_REG_CTR_DATA_O__A 0xC10022
#define B_FE_AD_REG_CTR_DATA_O__W 10
#define B_FE_AD_REG_CTR_DATA_O__M 0x3FF
#define B_FE_AD_REG_CTR_DATA_O_INIT 0x0
-
#define B_FE_AD_REG_CTR_DATA_E_O__A 0xC10023
#define B_FE_AD_REG_CTR_DATA_E_O__W 10
#define B_FE_AD_REG_CTR_DATA_E_O__M 0x3FF
#define B_FE_AD_REG_CTR_DATA_E_O_INIT 0x3FF
-
-
-
-
#define B_FE_AG_SID 0x2
-
-
-
-
-
#define B_FE_AG_REG_COMM_EXEC__A 0xC20000
#define B_FE_AG_REG_COMM_EXEC__W 3
#define B_FE_AG_REG_COMM_EXEC__M 0x7
#define B_FE_AG_REG_COMM_MB_MUX_DAT_PD1 0x8
#define B_FE_AG_REG_COMM_MB_MUX_DAT_IND_PD1 0xC
-
#define B_FE_AG_REG_COMM_SERVICE0__A 0xC20003
#define B_FE_AG_REG_COMM_SERVICE0__W 10
#define B_FE_AG_REG_COMM_SERVICE0__M 0x3FF
#define B_FE_AG_REG_COMM_INT_STA_BGC_PGA_UPD__W 1
#define B_FE_AG_REG_COMM_INT_STA_BGC_PGA_UPD__M 0x80
-
#define B_FE_AG_REG_COMM_INT_MSK__A 0xC20008
#define B_FE_AG_REG_COMM_INT_MSK__W 8
#define B_FE_AG_REG_COMM_INT_MSK__M 0xFF
#define B_FE_AG_REG_COMM_INT_MSK_BGC_PGA_UPD__W 1
#define B_FE_AG_REG_COMM_INT_MSK_BGC_PGA_UPD__M 0x80
-
#define B_FE_AG_REG_AG_MODE_LOP__A 0xC20010
#define B_FE_AG_REG_AG_MODE_LOP__W 15
#define B_FE_AG_REG_AG_MODE_LOP__M 0x7FFF
#define B_FE_AG_REG_AG_MODE_LOP_MODE_E_STATIC 0x0
#define B_FE_AG_REG_AG_MODE_LOP_MODE_E_DYNAMIC 0x4000
-
#define B_FE_AG_REG_AG_MODE_HIP__A 0xC20011
#define B_FE_AG_REG_AG_MODE_HIP__W 5
#define B_FE_AG_REG_AG_MODE_HIP__M 0x1F
#define B_FE_AG_REG_AG_MODE_HIP_MODE_K_GRAPH1 0x0
#define B_FE_AG_REG_AG_MODE_HIP_MODE_K_GRAPH2 0x10
-
#define B_FE_AG_REG_AG_PGA_MODE__A 0xC20012
#define B_FE_AG_REG_AG_PGA_MODE__W 3
#define B_FE_AG_REG_AG_PGA_MODE__M 0x7
#define B_FE_AG_REG_AG_PGA_MODE_PFN_PCN_AFN_REY 0x6
#define B_FE_AG_REG_AG_PGA_MODE_PFN_PCY_AFY_REY 0x7
-
#define B_FE_AG_REG_AG_AGC_SIO__A 0xC20013
#define B_FE_AG_REG_AG_AGC_SIO__W 2
#define B_FE_AG_REG_AG_AGC_SIO__M 0x3
#define B_FE_AG_REG_AG_AGC_SIO_AGC_SIO_2_OUTPUT 0x0
#define B_FE_AG_REG_AG_AGC_SIO_AGC_SIO_2_INPUT 0x2
-
#define B_FE_AG_REG_AG_AGC_USR_DAT__A 0xC20014
#define B_FE_AG_REG_AG_AGC_USR_DAT__W 2
#define B_FE_AG_REG_AG_AGC_USR_DAT__M 0x3
#define B_FE_AG_REG_AG_AGC_USR_DAT_USR_DAT_2__W 1
#define B_FE_AG_REG_AG_AGC_USR_DAT_USR_DAT_2__M 0x2
-
#define B_FE_AG_REG_AG_PWD__A 0xC20015
#define B_FE_AG_REG_AG_PWD__W 5
#define B_FE_AG_REG_AG_PWD__M 0x1F
#define B_FE_AG_REG_AG_PWD_PWD_AAF_DISABLE 0x0
#define B_FE_AG_REG_AG_PWD_PWD_AAF_ENABLE 0x10
-
#define B_FE_AG_REG_DCE_AUR_CNT__A 0xC20016
#define B_FE_AG_REG_DCE_AUR_CNT__W 5
#define B_FE_AG_REG_DCE_AUR_CNT__M 0x1F
#define B_FE_AG_REG_DCE_AUR_CNT_INIT 0x10
-
#define B_FE_AG_REG_DCE_RUR_CNT__A 0xC20017
#define B_FE_AG_REG_DCE_RUR_CNT__W 5
#define B_FE_AG_REG_DCE_RUR_CNT__M 0x1F
#define B_FE_AG_REG_DCE_RUR_CNT_INIT 0x0
-
#define B_FE_AG_REG_DCE_AVE_DAT__A 0xC20018
#define B_FE_AG_REG_DCE_AVE_DAT__W 10
#define B_FE_AG_REG_DCE_AVE_DAT__M 0x3FF
#define B_FE_AG_REG_DEC_AVE_WRI__M 0x3FF
#define B_FE_AG_REG_DEC_AVE_WRI_INIT 0x0
-
#define B_FE_AG_REG_ACE_AUR_CNT__A 0xC2001A
#define B_FE_AG_REG_ACE_AUR_CNT__W 5
#define B_FE_AG_REG_ACE_AUR_CNT__M 0x1F
#define B_FE_AG_REG_ACE_AUR_CNT_INIT 0xE
-
#define B_FE_AG_REG_ACE_RUR_CNT__A 0xC2001B
#define B_FE_AG_REG_ACE_RUR_CNT__W 5
#define B_FE_AG_REG_ACE_RUR_CNT__M 0x1F
#define B_FE_AG_REG_ACE_RUR_CNT_INIT 0x0
-
#define B_FE_AG_REG_ACE_AVE_DAT__A 0xC2001C
#define B_FE_AG_REG_ACE_AVE_DAT__W 10
#define B_FE_AG_REG_ACE_AVE_DAT__M 0x3FF
#define B_FE_AG_REG_AEC_AVE_INC__M 0x3FF
#define B_FE_AG_REG_AEC_AVE_INC_INIT 0x0
-
#define B_FE_AG_REG_AEC_AVE_DAT__A 0xC2001E
#define B_FE_AG_REG_AEC_AVE_DAT__W 10
#define B_FE_AG_REG_AEC_AVE_DAT__M 0x3FF
#define B_FE_AG_REG_AEC_CLP_LVL__M 0xFFFF
#define B_FE_AG_REG_AEC_CLP_LVL_INIT 0x0
-
#define B_FE_AG_REG_CDR_RUR_CNT__A 0xC20020
#define B_FE_AG_REG_CDR_RUR_CNT__W 5
#define B_FE_AG_REG_CDR_RUR_CNT__M 0x1F
#define B_FE_AG_REG_CDR_RUR_CNT_INIT 0x10
-
#define B_FE_AG_REG_CDR_CLP_DAT__A 0xC20021
#define B_FE_AG_REG_CDR_CLP_DAT__W 16
#define B_FE_AG_REG_CDR_CLP_DAT__M 0xFFFF
#define B_FE_AG_REG_CDR_CLP_POS__M 0x3FF
#define B_FE_AG_REG_CDR_CLP_POS_INIT 0x16A
-
#define B_FE_AG_REG_CDR_CLP_NEG__A 0xC20023
#define B_FE_AG_REG_CDR_CLP_NEG__W 10
#define B_FE_AG_REG_CDR_CLP_NEG__M 0x3FF
#define B_FE_AG_REG_CDR_CLP_NEG_INIT 0x296
-
#define B_FE_AG_REG_EGC_RUR_CNT__A 0xC20024
#define B_FE_AG_REG_EGC_RUR_CNT__W 5
#define B_FE_AG_REG_EGC_RUR_CNT__M 0x1F
#define B_FE_AG_REG_EGC_RUR_CNT_INIT 0x0
-
#define B_FE_AG_REG_EGC_SET_LVL__A 0xC20025
#define B_FE_AG_REG_EGC_SET_LVL__W 9
#define B_FE_AG_REG_EGC_SET_LVL__M 0x1FF
#define B_FE_AG_REG_EGC_SET_LVL_INIT 0x46
-
#define B_FE_AG_REG_EGC_FLA_RGN__A 0xC20026
#define B_FE_AG_REG_EGC_FLA_RGN__W 9
#define B_FE_AG_REG_EGC_FLA_RGN__M 0x1FF
#define B_FE_AG_REG_EGC_FLA_RGN_INIT 0x4
-
#define B_FE_AG_REG_EGC_SLO_RGN__A 0xC20027
#define B_FE_AG_REG_EGC_SLO_RGN__W 9
#define B_FE_AG_REG_EGC_SLO_RGN__M 0x1FF
#define B_FE_AG_REG_EGC_SLO_RGN_INIT 0x1F
-
#define B_FE_AG_REG_EGC_JMP_PSN__A 0xC20028
#define B_FE_AG_REG_EGC_JMP_PSN__W 4
#define B_FE_AG_REG_EGC_JMP_PSN__M 0xF
#define B_FE_AG_REG_EGC_JMP_PSN_INIT 0x0
-
#define B_FE_AG_REG_EGC_FLA_INC__A 0xC20029
#define B_FE_AG_REG_EGC_FLA_INC__W 16
#define B_FE_AG_REG_EGC_FLA_INC__M 0xFFFF
#define B_FE_AG_REG_EGC_FLA_INC_INIT 0x0
-
#define B_FE_AG_REG_EGC_FLA_DEC__A 0xC2002A
#define B_FE_AG_REG_EGC_FLA_DEC__W 16
#define B_FE_AG_REG_EGC_FLA_DEC__M 0xFFFF
#define B_FE_AG_REG_EGC_FLA_DEC_INIT 0x0
-
#define B_FE_AG_REG_EGC_SLO_INC__A 0xC2002B
#define B_FE_AG_REG_EGC_SLO_INC__W 16
#define B_FE_AG_REG_EGC_SLO_INC__M 0xFFFF
#define B_FE_AG_REG_EGC_SLO_INC_INIT 0x3
-
#define B_FE_AG_REG_EGC_SLO_DEC__A 0xC2002C
#define B_FE_AG_REG_EGC_SLO_DEC__W 16
#define B_FE_AG_REG_EGC_SLO_DEC__M 0xFFFF
#define B_FE_AG_REG_EGC_SLO_DEC_INIT 0x3
-
#define B_FE_AG_REG_EGC_FAS_INC__A 0xC2002D
#define B_FE_AG_REG_EGC_FAS_INC__W 16
#define B_FE_AG_REG_EGC_FAS_INC__M 0xFFFF
#define B_FE_AG_REG_EGC_FAS_INC_INIT 0xE
-
#define B_FE_AG_REG_EGC_FAS_DEC__A 0xC2002E
#define B_FE_AG_REG_EGC_FAS_DEC__W 16
#define B_FE_AG_REG_EGC_FAS_DEC__M 0xFFFF
#define B_FE_AG_REG_EGC_FAS_DEC_INIT 0xE
-
#define B_FE_AG_REG_EGC_MAP_DAT__A 0xC2002F
#define B_FE_AG_REG_EGC_MAP_DAT__W 16
#define B_FE_AG_REG_EGC_MAP_DAT__M 0xFFFF
#define B_FE_AG_REG_PM1_AGC_WRI__M 0x7FF
#define B_FE_AG_REG_PM1_AGC_WRI_INIT 0x0
-
#define B_FE_AG_REG_GC1_AGC_RIC__A 0xC20031
#define B_FE_AG_REG_GC1_AGC_RIC__W 16
#define B_FE_AG_REG_GC1_AGC_RIC__M 0xFFFF
#define B_FE_AG_REG_GC1_AGC_RIC_INIT 0x64
-
#define B_FE_AG_REG_GC1_AGC_OFF__A 0xC20032
#define B_FE_AG_REG_GC1_AGC_OFF__W 16
#define B_FE_AG_REG_GC1_AGC_OFF__M 0xFFFF
#define B_FE_AG_REG_GC1_AGC_OFF_INIT 0xFEC8
-
#define B_FE_AG_REG_GC1_AGC_MAX__A 0xC20033
#define B_FE_AG_REG_GC1_AGC_MAX__W 10
#define B_FE_AG_REG_GC1_AGC_MAX__M 0x3FF
#define B_FE_AG_REG_GC1_AGC_MAX_INIT 0x1FF
-
#define B_FE_AG_REG_GC1_AGC_MIN__A 0xC20034
#define B_FE_AG_REG_GC1_AGC_MIN__W 10
#define B_FE_AG_REG_GC1_AGC_MIN__M 0x3FF
#define B_FE_AG_REG_GC1_AGC_MIN_INIT 0x200
-
#define B_FE_AG_REG_GC1_AGC_DAT__A 0xC20035
#define B_FE_AG_REG_GC1_AGC_DAT__W 10
#define B_FE_AG_REG_GC1_AGC_DAT__M 0x3FF
#define B_FE_AG_REG_PM2_AGC_WRI__M 0x7FF
#define B_FE_AG_REG_PM2_AGC_WRI_INIT 0x0
-
#define B_FE_AG_REG_GC2_AGC_RIC__A 0xC20037
#define B_FE_AG_REG_GC2_AGC_RIC__W 16
#define B_FE_AG_REG_GC2_AGC_RIC__M 0xFFFF
#define B_FE_AG_REG_GC2_AGC_RIC_INIT 0x64
-
#define B_FE_AG_REG_GC2_AGC_OFF__A 0xC20038
#define B_FE_AG_REG_GC2_AGC_OFF__W 16
#define B_FE_AG_REG_GC2_AGC_OFF__M 0xFFFF
#define B_FE_AG_REG_GC2_AGC_OFF_INIT 0xFEC8
-
#define B_FE_AG_REG_GC2_AGC_MAX__A 0xC20039
#define B_FE_AG_REG_GC2_AGC_MAX__W 10
#define B_FE_AG_REG_GC2_AGC_MAX__M 0x3FF
#define B_FE_AG_REG_GC2_AGC_MAX_INIT 0x1FF
-
#define B_FE_AG_REG_GC2_AGC_MIN__A 0xC2003A
#define B_FE_AG_REG_GC2_AGC_MIN__W 10
#define B_FE_AG_REG_GC2_AGC_MIN__M 0x3FF
#define B_FE_AG_REG_GC2_AGC_MIN_INIT 0x200
-
#define B_FE_AG_REG_GC2_AGC_DAT__A 0xC2003B
#define B_FE_AG_REG_GC2_AGC_DAT__W 10
#define B_FE_AG_REG_GC2_AGC_DAT__M 0x3FF
#define B_FE_AG_REG_IND_WIN__M 0x1F
#define B_FE_AG_REG_IND_WIN_INIT 0x0
-
#define B_FE_AG_REG_IND_THD_LOL__A 0xC2003D
#define B_FE_AG_REG_IND_THD_LOL__W 6
#define B_FE_AG_REG_IND_THD_LOL__M 0x3F
#define B_FE_AG_REG_IND_THD_LOL_INIT 0x5
-
#define B_FE_AG_REG_IND_THD_HIL__A 0xC2003E
#define B_FE_AG_REG_IND_THD_HIL__W 6
#define B_FE_AG_REG_IND_THD_HIL__M 0x3F
#define B_FE_AG_REG_IND_THD_HIL_INIT 0xF
-
#define B_FE_AG_REG_IND_DEL__A 0xC2003F
#define B_FE_AG_REG_IND_DEL__W 7
#define B_FE_AG_REG_IND_DEL__M 0x7F
#define B_FE_AG_REG_IND_DEL_INIT 0x32
-
#define B_FE_AG_REG_IND_PD1_WRI__A 0xC20040
#define B_FE_AG_REG_IND_PD1_WRI__W 6
#define B_FE_AG_REG_IND_PD1_WRI__M 0x3F
#define B_FE_AG_REG_IND_PD1_WRI_INIT 0x1E
-
#define B_FE_AG_REG_PDA_AUR_CNT__A 0xC20041
#define B_FE_AG_REG_PDA_AUR_CNT__W 5
#define B_FE_AG_REG_PDA_AUR_CNT__M 0x1F
#define B_FE_AG_REG_PDA_AUR_CNT_INIT 0x10
-
#define B_FE_AG_REG_PDA_RUR_CNT__A 0xC20042
#define B_FE_AG_REG_PDA_RUR_CNT__W 5
#define B_FE_AG_REG_PDA_RUR_CNT__M 0x1F
#define B_FE_AG_REG_PDA_RUR_CNT_INIT 0x0
-
#define B_FE_AG_REG_PDA_AVE_DAT__A 0xC20043
#define B_FE_AG_REG_PDA_AVE_DAT__W 6
#define B_FE_AG_REG_PDA_AVE_DAT__M 0x3F
#define B_FE_AG_REG_PDC_RUR_CNT__M 0x1F
#define B_FE_AG_REG_PDC_RUR_CNT_INIT 0x0
-
#define B_FE_AG_REG_PDC_SET_LVL__A 0xC20045
#define B_FE_AG_REG_PDC_SET_LVL__W 6
#define B_FE_AG_REG_PDC_SET_LVL__M 0x3F
#define B_FE_AG_REG_PDC_SET_LVL_INIT 0x10
-
#define B_FE_AG_REG_PDC_FLA_RGN__A 0xC20046
#define B_FE_AG_REG_PDC_FLA_RGN__W 6
#define B_FE_AG_REG_PDC_FLA_RGN__M 0x3F
#define B_FE_AG_REG_PDC_FLA_RGN_INIT 0x0
-
#define B_FE_AG_REG_PDC_JMP_PSN__A 0xC20047
#define B_FE_AG_REG_PDC_JMP_PSN__W 3
#define B_FE_AG_REG_PDC_JMP_PSN__M 0x7
#define B_FE_AG_REG_PDC_JMP_PSN_INIT 0x0
-
#define B_FE_AG_REG_PDC_FLA_STP__A 0xC20048
#define B_FE_AG_REG_PDC_FLA_STP__W 16
#define B_FE_AG_REG_PDC_FLA_STP__M 0xFFFF
#define B_FE_AG_REG_PDC_FLA_STP_INIT 0x0
-
#define B_FE_AG_REG_PDC_SLO_STP__A 0xC20049
#define B_FE_AG_REG_PDC_SLO_STP__W 16
#define B_FE_AG_REG_PDC_SLO_STP__M 0xFFFF
#define B_FE_AG_REG_PDC_SLO_STP_INIT 0x1
-
#define B_FE_AG_REG_PDC_PD2_WRI__A 0xC2004A
#define B_FE_AG_REG_PDC_PD2_WRI__W 6
#define B_FE_AG_REG_PDC_PD2_WRI__M 0x3F
#define B_FE_AG_REG_PDC_PD2_WRI_INIT 0x1F
-
#define B_FE_AG_REG_PDC_MAP_DAT__A 0xC2004B
#define B_FE_AG_REG_PDC_MAP_DAT__W 6
#define B_FE_AG_REG_PDC_MAP_DAT__M 0x3F
#define B_FE_AG_REG_PDC_MAX__M 0x3F
#define B_FE_AG_REG_PDC_MAX_INIT 0x2
-
#define B_FE_AG_REG_TGA_AUR_CNT__A 0xC2004D
#define B_FE_AG_REG_TGA_AUR_CNT__W 5
#define B_FE_AG_REG_TGA_AUR_CNT__M 0x1F
#define B_FE_AG_REG_TGA_AUR_CNT_INIT 0x10
-
#define B_FE_AG_REG_TGA_RUR_CNT__A 0xC2004E
#define B_FE_AG_REG_TGA_RUR_CNT__W 5
#define B_FE_AG_REG_TGA_RUR_CNT__M 0x1F
#define B_FE_AG_REG_TGA_RUR_CNT_INIT 0x0
-
#define B_FE_AG_REG_TGA_AVE_DAT__A 0xC2004F
#define B_FE_AG_REG_TGA_AVE_DAT__W 6
#define B_FE_AG_REG_TGA_AVE_DAT__M 0x3F
#define B_FE_AG_REG_TGC_RUR_CNT__M 0x1F
#define B_FE_AG_REG_TGC_RUR_CNT_INIT 0x0
-
#define B_FE_AG_REG_TGC_SET_LVL__A 0xC20051
#define B_FE_AG_REG_TGC_SET_LVL__W 6
#define B_FE_AG_REG_TGC_SET_LVL__M 0x3F
#define B_FE_AG_REG_TGC_SET_LVL_INIT 0x18
-
#define B_FE_AG_REG_TGC_FLA_RGN__A 0xC20052
#define B_FE_AG_REG_TGC_FLA_RGN__W 6
#define B_FE_AG_REG_TGC_FLA_RGN__M 0x3F
#define B_FE_AG_REG_TGC_FLA_RGN_INIT 0x0
-
#define B_FE_AG_REG_TGC_JMP_PSN__A 0xC20053
#define B_FE_AG_REG_TGC_JMP_PSN__W 4
#define B_FE_AG_REG_TGC_JMP_PSN__M 0xF
#define B_FE_AG_REG_TGC_JMP_PSN_INIT 0x0
-
#define B_FE_AG_REG_TGC_FLA_STP__A 0xC20054
#define B_FE_AG_REG_TGC_FLA_STP__W 16
#define B_FE_AG_REG_TGC_FLA_STP__M 0xFFFF
#define B_FE_AG_REG_TGC_FLA_STP_INIT 0x0
-
#define B_FE_AG_REG_TGC_SLO_STP__A 0xC20055
#define B_FE_AG_REG_TGC_SLO_STP__W 16
#define B_FE_AG_REG_TGC_SLO_STP__M 0xFFFF
#define B_FE_AG_REG_TGC_SLO_STP_INIT 0x1
-
#define B_FE_AG_REG_TGC_MAP_DAT__A 0xC20056
#define B_FE_AG_REG_TGC_MAP_DAT__W 10
#define B_FE_AG_REG_TGC_MAP_DAT__M 0x3FF
#define B_FE_AG_REG_FGM_WRI__M 0x3FF
#define B_FE_AG_REG_FGM_WRI_INIT 0x80
-
#define B_FE_AG_REG_BGC_FGC_WRI__A 0xC20068
#define B_FE_AG_REG_BGC_FGC_WRI__W 4
#define B_FE_AG_REG_BGC_FGC_WRI__M 0xF
#define B_FE_AG_REG_BGC_FGC_WRI_INIT 0x0
-
#define B_FE_AG_REG_BGC_CGC_WRI__A 0xC20069
#define B_FE_AG_REG_BGC_CGC_WRI__W 2
#define B_FE_AG_REG_BGC_CGC_WRI__M 0x3
#define B_FE_AG_REG_BGC_CGC_WRI_INIT 0x0
-
#define B_FE_AG_REG_BGC_THD_LVL__A 0xC2006B
#define B_FE_AG_REG_BGC_THD_LVL__W 4
#define B_FE_AG_REG_BGC_THD_LVL__M 0xF
#define B_FE_AG_REG_BGC_THD_LVL_INIT 0xF
-
#define B_FE_AG_REG_BGC_THD_INC__A 0xC2006C
#define B_FE_AG_REG_BGC_THD_INC__W 4
#define B_FE_AG_REG_BGC_THD_INC__M 0xF
#define B_FE_AG_REG_BGC_THD_INC_INIT 0x8
-
#define B_FE_AG_REG_BGC_DAT__A 0xC2006D
#define B_FE_AG_REG_BGC_DAT__W 4
#define B_FE_AG_REG_BGC_DAT__M 0xF
#define B_FE_AG_REG_IND_PD1_COM__M 0x3F
#define B_FE_AG_REG_IND_PD1_COM_INIT 0x7
-
#define B_FE_AG_REG_AG_AGC_BUF__A 0xC2006F
#define B_FE_AG_REG_AG_AGC_BUF__W 2
#define B_FE_AG_REG_AG_AGC_BUF__M 0x3
#define B_FE_AG_REG_AG_AGC_BUF_AGC_BUF_2_SLOW 0x0
#define B_FE_AG_REG_AG_AGC_BUF_AGC_BUF_2_FAST 0x2
-
#define B_FE_AG_REG_PMX_SPE__A 0xC20070
#define B_FE_AG_REG_PMX_SPE__W 3
#define B_FE_AG_REG_PMX_SPE__M 0x7
#define B_FE_AG_REG_PMX_SPE_48MHZ_DIVIDE_BY_7 0x6
#define B_FE_AG_REG_PMX_SPE_48MHZ_DIVIDE_BY_8 0x7
-
-
-
-
#define B_FE_FS_SID 0x3
-
-
-
-
-
#define B_FE_FS_REG_COMM_EXEC__A 0xC30000
#define B_FE_FS_REG_COMM_EXEC__W 3
#define B_FE_FS_REG_COMM_EXEC__M 0x7
#define B_FE_FS_REG_COMM_MB_MUX_REAL 0x0
#define B_FE_FS_REG_COMM_MB_MUX_IMAG 0x4
-
#define B_FE_FS_REG_COMM_SERVICE0__A 0xC30003
#define B_FE_FS_REG_COMM_SERVICE0__W 10
#define B_FE_FS_REG_COMM_SERVICE0__M 0x3FF
#define B_FE_FS_REG_ADD_INC_LOP__M 0xFFFF
#define B_FE_FS_REG_ADD_INC_LOP_INIT 0x0
-
#define B_FE_FS_REG_ADD_INC_HIP__A 0xC30011
#define B_FE_FS_REG_ADD_INC_HIP__W 12
#define B_FE_FS_REG_ADD_INC_HIP__M 0xFFF
#define B_FE_FS_REG_ADD_INC_HIP_INIT 0xC00
-
#define B_FE_FS_REG_ADD_OFF__A 0xC30012
#define B_FE_FS_REG_ADD_OFF__W 12
#define B_FE_FS_REG_ADD_OFF__M 0xFFF
#define B_FE_FS_REG_ADD_OFF_INIT 0x0
-
#define B_FE_FS_REG_ADD_OFF_VAL__A 0xC30013
#define B_FE_FS_REG_ADD_OFF_VAL__W 1
#define B_FE_FS_REG_ADD_OFF_VAL__M 0x1
#define B_FE_FS_REG_ADD_OFF_VAL_INIT 0x0
-
-
-
-
#define B_FE_FD_SID 0x4
-
-
-
-
-
#define B_FE_FD_REG_COMM_EXEC__A 0xC40000
#define B_FE_FD_REG_COMM_EXEC__W 3
#define B_FE_FD_REG_COMM_EXEC__M 0x7
#define B_FE_FD_REG_COMM_EXEC_CTL_HOLD 0x2
#define B_FE_FD_REG_COMM_EXEC_CTL_STEP 0x3
-
#define B_FE_FD_REG_COMM_MB__A 0xC40002
#define B_FE_FD_REG_COMM_MB__W 3
#define B_FE_FD_REG_COMM_MB__M 0x7
#define B_FE_FD_REG_COMM_INT_STA_NEW_MEAS__W 1
#define B_FE_FD_REG_COMM_INT_STA_NEW_MEAS__M 0x1
-
#define B_FE_FD_REG_COMM_INT_MSK__A 0xC40008
#define B_FE_FD_REG_COMM_INT_MSK__W 1
#define B_FE_FD_REG_COMM_INT_MSK__M 0x1
#define B_FE_FD_REG_COMM_INT_MSK_NEW_MEAS__W 1
#define B_FE_FD_REG_COMM_INT_MSK_NEW_MEAS__M 0x1
-
#define B_FE_FD_REG_SCL__A 0xC40010
#define B_FE_FD_REG_SCL__W 6
#define B_FE_FD_REG_SCL__M 0x3F
#define B_FE_FD_REG_MAX__W 16
#define B_FE_FD_REG_MAX__M 0xFFFF
-
-
-
-
#define B_FE_IF_SID 0x5
-
-
-
-
-
#define B_FE_IF_REG_COMM_EXEC__A 0xC50000
#define B_FE_IF_REG_COMM_EXEC__W 3
#define B_FE_IF_REG_COMM_EXEC__M 0x7
#define B_FE_IF_REG_COMM_EXEC_CTL_HOLD 0x2
#define B_FE_IF_REG_COMM_EXEC_CTL_STEP 0x3
-
#define B_FE_IF_REG_COMM_MB__A 0xC50002
#define B_FE_IF_REG_COMM_MB__W 3
#define B_FE_IF_REG_COMM_MB__M 0x7
#define B_FE_IF_REG_COMM_MB_OBS_OFF 0x0
#define B_FE_IF_REG_COMM_MB_OBS_ON 0x2
-
#define B_FE_IF_REG_INCR0__A 0xC50010
#define B_FE_IF_REG_INCR0__W 16
#define B_FE_IF_REG_INCR0__M 0xFFFF
#define B_FE_IF_REG_INCR0_INIT 0x0
-
#define B_FE_IF_REG_INCR1__A 0xC50011
#define B_FE_IF_REG_INCR1__W 8
#define B_FE_IF_REG_INCR1__M 0xFF
#define B_FE_IF_REG_INCR1_INIT 0x28
-
-
-
-
#define B_FE_CF_SID 0x6
-
-
-
-
-
#define B_FE_CF_REG_COMM_EXEC__A 0xC60000
#define B_FE_CF_REG_COMM_EXEC__W 3
#define B_FE_CF_REG_COMM_EXEC__M 0x7
#define B_FE_CF_REG_COMM_EXEC_CTL_HOLD 0x2
#define B_FE_CF_REG_COMM_EXEC_CTL_STEP 0x3
-
#define B_FE_CF_REG_COMM_MB__A 0xC60002
#define B_FE_CF_REG_COMM_MB__W 3
#define B_FE_CF_REG_COMM_MB__M 0x7
#define B_FE_CF_REG_COMM_INT_STA_NEW_MEAS__W 1
#define B_FE_CF_REG_COMM_INT_STA_NEW_MEAS__M 0x1
-
#define B_FE_CF_REG_COMM_INT_MSK__A 0xC60008
#define B_FE_CF_REG_COMM_INT_MSK__W 2
#define B_FE_CF_REG_COMM_INT_MSK__M 0x3
#define B_FE_CF_REG_COMM_INT_MSK_NEW_MEAS__W 1
#define B_FE_CF_REG_COMM_INT_MSK_NEW_MEAS__M 0x1
-
#define B_FE_CF_REG_SCL__A 0xC60010
#define B_FE_CF_REG_SCL__W 9
#define B_FE_CF_REG_SCL__M 0x1FF
#define B_FE_CF_REG_MAX__W 16
#define B_FE_CF_REG_MAX__M 0xFFFF
-
-
-
-
#define B_FE_CU_SID 0x7
-
-
-
-
-
#define B_FE_CU_REG_COMM_EXEC__A 0xC70000
#define B_FE_CU_REG_COMM_EXEC__W 3
#define B_FE_CU_REG_COMM_EXEC__M 0x7
#define B_FE_CU_REG_COMM_MB_MUX_REAL 0x0
#define B_FE_CU_REG_COMM_MB_MUX_IMAG 0x4
-
#define B_FE_CU_REG_COMM_SERVICE0__A 0xC70003
#define B_FE_CU_REG_COMM_SERVICE0__W 10
#define B_FE_CU_REG_COMM_SERVICE0__M 0x3FF
#define B_FE_CU_REG_COMM_INT_STA_NF_READY__W 1
#define B_FE_CU_REG_COMM_INT_STA_NF_READY__M 0x8
-
#define B_FE_CU_REG_COMM_INT_MSK__A 0xC70008
#define B_FE_CU_REG_COMM_INT_MSK__W 4
#define B_FE_CU_REG_COMM_INT_MSK__M 0xF
#define B_FE_CU_REG_COMM_INT_MSK_NF_READY__W 1
#define B_FE_CU_REG_COMM_INT_MSK_NF_READY__M 0x8
-
#define B_FE_CU_REG_MODE__A 0xC70010
#define B_FE_CU_REG_MODE__W 5
#define B_FE_CU_REG_MODE__M 0x1F
#define B_FE_CU_REG_MODE_FES_SEL_RST 0x0
#define B_FE_CU_REG_MODE_FES_SEL_UPD 0x10
-
#define B_FE_CU_REG_FRM_CNT_RST__A 0xC70011
#define B_FE_CU_REG_FRM_CNT_RST__W 15
#define B_FE_CU_REG_FRM_CNT_RST__M 0x7FFF
#define B_FE_CU_REG_FRM_CNT_RST_INIT 0x20FF
-
#define B_FE_CU_REG_FRM_CNT_STR__A 0xC70012
#define B_FE_CU_REG_FRM_CNT_STR__W 15
#define B_FE_CU_REG_FRM_CNT_STR__M 0x7FFF
#define B_FE_CU_REG_FRM_CNT_STR_INIT 0x1E
-
#define B_FE_CU_REG_FRM_SMP_CNT__A 0xC70013
#define B_FE_CU_REG_FRM_SMP_CNT__W 15
#define B_FE_CU_REG_FRM_SMP_CNT__M 0x7FFF
#define B_FE_CU_REG_BUF_NFC_DEL__M 0x3FFF
#define B_FE_CU_REG_BUF_NFC_DEL_INIT 0x0
-
#define B_FE_CU_REG_CTR_NFC_ICR__A 0xC70020
#define B_FE_CU_REG_CTR_NFC_ICR__W 5
#define B_FE_CU_REG_CTR_NFC_ICR__M 0x1F
#define B_FE_CU_REG_CTR_NFC_ICR_INIT 0x0
-
#define B_FE_CU_REG_CTR_NFC_OCR__A 0xC70021
#define B_FE_CU_REG_CTR_NFC_OCR__W 15
#define B_FE_CU_REG_CTR_NFC_OCR__M 0x7FFF
#define B_FE_CU_REG_CTR_NFC_OCR_INIT 0x61A8
-
#define B_FE_CU_REG_CTR_NFC_CNT__A 0xC70022
#define B_FE_CU_REG_CTR_NFC_CNT__W 15
#define B_FE_CU_REG_CTR_NFC_CNT__M 0x7FFF
#define B_FE_CU_REG_CTR_NFC_STS_ACC_MAX_REA 0x2
#define B_FE_CU_REG_CTR_NFC_STS_CNT_MAX 0x4
-
#define B_FE_CU_REG_DIV_NFC_REA__A 0xC70024
#define B_FE_CU_REG_DIV_NFC_REA__W 14
#define B_FE_CU_REG_DIV_NFC_REA__M 0x3FFF
#define B_FE_CU_REG_FRM_CNT_UPD__M 0x7FFF
#define B_FE_CU_REG_FRM_CNT_UPD_INIT 0x20FF
-
#define B_FE_CU_REG_DIV_NFC_CLP__A 0xC70027
#define B_FE_CU_REG_DIV_NFC_CLP__W 2
#define B_FE_CU_REG_DIV_NFC_CLP__M 0x3
#define B_FE_CU_REG_DIV_NFC_CLP_CLIP_S13 0x2
#define B_FE_CU_REG_DIV_NFC_CLP_CLIP_S14 0x3
-
-
#define B_FE_CU_BUF_RAM__A 0xC80000
-
-
#define B_FE_CU_CMP_RAM__A 0xC90000
-
-
-
-
#define B_FT_SID 0x8
-
-
-
-
#define B_FT_COMM_EXEC__A 0x1000000
#define B_FT_COMM_EXEC__W 3
#define B_FT_COMM_EXEC__M 0x7
#define B_FT_COMM_INT_MSK__W 16
#define B_FT_COMM_INT_MSK__M 0xFFFF
-
-
-
-
-
#define B_FT_REG_COMM_EXEC__A 0x1010000
#define B_FT_REG_COMM_EXEC__W 3
#define B_FT_REG_COMM_EXEC__M 0x7
#define B_FT_REG_COMM_EXEC_CTL_HOLD 0x2
#define B_FT_REG_COMM_EXEC_CTL_STEP 0x3
-
#define B_FT_REG_COMM_MB__A 0x1010002
#define B_FT_REG_COMM_MB__W 3
#define B_FT_REG_COMM_MB__M 0x7
#define B_FT_REG_COMM_MB_OBS_OFF 0x0
#define B_FT_REG_COMM_MB_OBS_ON 0x2
-
#define B_FT_REG_MODE_2K__A 0x1010010
#define B_FT_REG_MODE_2K__W 1
#define B_FT_REG_MODE_2K__M 0x1
#define B_FT_REG_MODE_2K_MODE_2K 0x1
#define B_FT_REG_MODE_2K_INIT 0x0
-
#define B_FT_REG_NORM_OFF__A 0x1010016
#define B_FT_REG_NORM_OFF__W 4
#define B_FT_REG_NORM_OFF__M 0xF
-#define B_FT_REG_NORM_OFF_INIT 0x2
-
-
-
-#define B_FT_ST1_RAM__A 0x1020000
-
-
-
-#define B_FT_ST2_RAM__A 0x1030000
-
-
-
-#define B_FT_ST3_RAM__A 0x1040000
-
-
-
-#define B_FT_ST5_RAM__A 0x1050000
-
-
-
-#define B_FT_ST6_RAM__A 0x1060000
-
-
-
-#define B_FT_ST8_RAM__A 0x1070000
-
-
-
-#define B_FT_ST9_RAM__A 0x1080000
-
+#define B_FT_REG_NORM_OFF_INIT 0x2
+#define B_FT_ST1_RAM__A 0x1020000
+#define B_FT_ST2_RAM__A 0x1030000
+#define B_FT_ST3_RAM__A 0x1040000
-#define B_CP_SID 0x9
+#define B_FT_ST5_RAM__A 0x1050000
+#define B_FT_ST6_RAM__A 0x1060000
+#define B_FT_ST8_RAM__A 0x1070000
+#define B_FT_ST9_RAM__A 0x1080000
+#define B_CP_SID 0x9
#define B_CP_COMM_EXEC__A 0x1400000
#define B_CP_COMM_EXEC__W 3
#define B_CP_COMM_INT_MSK__W 16
#define B_CP_COMM_INT_MSK__M 0xFFFF
-
-
-
-
-
#define B_CP_REG_COMM_EXEC__A 0x1410000
#define B_CP_REG_COMM_EXEC__W 3
#define B_CP_REG_COMM_EXEC__M 0x7
#define B_CP_REG_COMM_EXEC_CTL_HOLD 0x2
#define B_CP_REG_COMM_EXEC_CTL_STEP 0x3
-
#define B_CP_REG_COMM_MB__A 0x1410002
#define B_CP_REG_COMM_MB__W 3
#define B_CP_REG_COMM_MB__M 0x7
#define B_CP_REG_COMM_INT_STA_NEW_MEAS__W 1
#define B_CP_REG_COMM_INT_STA_NEW_MEAS__M 0x1
-
#define B_CP_REG_COMM_INT_MSK__A 0x1410008
#define B_CP_REG_COMM_INT_MSK__W 2
#define B_CP_REG_COMM_INT_MSK__M 0x3
#define B_CP_REG_COMM_INT_MSK_NEW_MEAS__W 1
#define B_CP_REG_COMM_INT_MSK_NEW_MEAS__M 0x1
-
#define B_CP_REG_MODE_2K__A 0x1410010
#define B_CP_REG_MODE_2K__W 1
#define B_CP_REG_MODE_2K__M 0x1
#define B_CP_REG_MODE_2K_INIT 0x0
-
#define B_CP_REG_INTERVAL__A 0x1410011
#define B_CP_REG_INTERVAL__W 4
#define B_CP_REG_INTERVAL__M 0xF
#define B_CP_REG_INTERVAL_INIT 0x5
-
#define B_CP_REG_DETECT_ENA__A 0x1410012
#define B_CP_REG_DETECT_ENA__W 2
#define B_CP_REG_DETECT_ENA__M 0x3
#define B_CP_REG_DETECT_ENA_CONTINUOUS__M 0x2
#define B_CP_REG_DETECT_ENA_INIT 0x0
-
#define B_CP_REG_BR_SMB_NR__A 0x1410021
#define B_CP_REG_BR_SMB_NR__W 4
#define B_CP_REG_BR_SMB_NR__M 0xF
#define B_CP_REG_BR_SMB_NR_OFFSET__M 0x8
#define B_CP_REG_BR_SMB_NR_INIT 0x0
-
#define B_CP_REG_BR_CP_SMB_NR__A 0x1410022
#define B_CP_REG_BR_CP_SMB_NR__W 2
#define B_CP_REG_BR_CP_SMB_NR__M 0x3
#define B_CP_REG_BR_CP_SMB_NR_INIT 0x0
-
#define B_CP_REG_BR_SPL_OFFSET__A 0x1410023
#define B_CP_REG_BR_SPL_OFFSET__W 3
#define B_CP_REG_BR_SPL_OFFSET__M 0x7
#define B_CP_REG_BR_SPL_OFFSET_INIT 0x0
-
#define B_CP_REG_BR_STR_DEL__A 0x1410024
#define B_CP_REG_BR_STR_DEL__W 10
#define B_CP_REG_BR_STR_DEL__M 0x3FF
#define B_CP_REG_BR_STR_DEL_INIT 0xA
-
#define B_CP_REG_BR_EXP_ADJ__A 0x1410025
#define B_CP_REG_BR_EXP_ADJ__W 5
#define B_CP_REG_BR_EXP_ADJ__M 0x1F
#define B_CP_REG_BR_EXP_ADJ_INIT 0x10
-
#define B_CP_REG_RT_ANG_INC0__A 0x1410030
#define B_CP_REG_RT_ANG_INC0__W 16
#define B_CP_REG_RT_ANG_INC0__M 0xFFFF
#define B_CP_REG_RT_ANG_INC0_INIT 0x0
-
#define B_CP_REG_RT_ANG_INC1__A 0x1410031
#define B_CP_REG_RT_ANG_INC1__W 8
#define B_CP_REG_RT_ANG_INC1__M 0xFF
#define B_CP_REG_RT_ANG_INC1_INIT 0x0
-
#define B_CP_REG_RT_SPD_EXP_MARG__A 0x1410032
#define B_CP_REG_RT_SPD_EXP_MARG__W 5
#define B_CP_REG_RT_SPD_EXP_MARG__M 0x1F
#define B_CP_REG_RT_SPD_EXP_MARG_INIT 0x5
-
#define B_CP_REG_RT_DETECT_TRH__A 0x1410033
#define B_CP_REG_RT_DETECT_TRH__W 2
#define B_CP_REG_RT_DETECT_TRH__M 0x3
#define B_CP_REG_RT_DETECT_TRH_INIT 0x3
-
#define B_CP_REG_RT_SPD_RELIABLE__A 0x1410034
#define B_CP_REG_RT_SPD_RELIABLE__W 3
#define B_CP_REG_RT_SPD_RELIABLE__M 0x7
#define B_CP_REG_RT_SPD_RELIABLE_INIT 0x0
-
#define B_CP_REG_RT_SPD_DIRECTION__A 0x1410035
#define B_CP_REG_RT_SPD_DIRECTION__W 1
#define B_CP_REG_RT_SPD_DIRECTION__M 0x1
#define B_CP_REG_RT_SPD_DIRECTION_INIT 0x0
-
#define B_CP_REG_RT_SPD_MOD__A 0x1410036
#define B_CP_REG_RT_SPD_MOD__W 2
#define B_CP_REG_RT_SPD_MOD__M 0x3
#define B_CP_REG_RT_SPD_MOD_INIT 0x0
-
#define B_CP_REG_RT_SPD_SMB__A 0x1410037
#define B_CP_REG_RT_SPD_SMB__W 2
#define B_CP_REG_RT_SPD_SMB__M 0x3
#define B_CP_REG_RT_SPD_SMB_INIT 0x0
-
#define B_CP_REG_RT_CPD_MODE__A 0x1410038
#define B_CP_REG_RT_CPD_MODE__W 3
#define B_CP_REG_RT_CPD_MODE__M 0x7
#define B_CP_REG_RT_CPD_MODE_ADD__M 0x4
#define B_CP_REG_RT_CPD_MODE_INIT 0x0
-
#define B_CP_REG_RT_CPD_RELIABLE__A 0x1410039
#define B_CP_REG_RT_CPD_RELIABLE__W 3
#define B_CP_REG_RT_CPD_RELIABLE__M 0x7
#define B_CP_REG_RT_CPD_RELIABLE_INIT 0x0
-
#define B_CP_REG_RT_CPD_BIN__A 0x141003A
#define B_CP_REG_RT_CPD_BIN__W 5
#define B_CP_REG_RT_CPD_BIN__M 0x1F
#define B_CP_REG_RT_CPD_BIN_INIT 0x0
-
#define B_CP_REG_RT_CPD_MAX__A 0x141003B
#define B_CP_REG_RT_CPD_MAX__W 4
#define B_CP_REG_RT_CPD_MAX__M 0xF
#define B_CP_REG_RT_CPD_MAX_INIT 0x0
-
#define B_CP_REG_RT_SUPR_VAL__A 0x141003C
#define B_CP_REG_RT_SUPR_VAL__W 2
#define B_CP_REG_RT_SUPR_VAL__M 0x3
#define B_CP_REG_RT_SUPR_VAL_DL__M 0x2
#define B_CP_REG_RT_SUPR_VAL_INIT 0x0
-
#define B_CP_REG_RT_EXP_AVE__A 0x141003D
#define B_CP_REG_RT_EXP_AVE__W 5
#define B_CP_REG_RT_EXP_AVE__M 0x1F
#define B_CP_REG_RT_EXP_AVE_INIT 0x0
-
#define B_CP_REG_RT_CPD_EXP_MARG__A 0x141003E
#define B_CP_REG_RT_CPD_EXP_MARG__W 5
#define B_CP_REG_RT_CPD_EXP_MARG__M 0x1F
#define B_CP_REG_RT_CPD_EXP_MARG_INIT 0x3
-
#define B_CP_REG_AC_NEXP_OFFS__A 0x1410040
#define B_CP_REG_AC_NEXP_OFFS__W 8
#define B_CP_REG_AC_NEXP_OFFS__M 0xFF
#define B_CP_REG_AC_NEXP_OFFS_INIT 0x0
-
#define B_CP_REG_AC_AVER_POW__A 0x1410041
#define B_CP_REG_AC_AVER_POW__W 8
#define B_CP_REG_AC_AVER_POW__M 0xFF
#define B_CP_REG_AC_AVER_POW_INIT 0x5F
-
#define B_CP_REG_AC_MAX_POW__A 0x1410042
#define B_CP_REG_AC_MAX_POW__W 8
#define B_CP_REG_AC_MAX_POW__M 0xFF
#define B_CP_REG_AC_MAX_POW_INIT 0x7A
-
#define B_CP_REG_AC_WEIGHT_MAN__A 0x1410043
#define B_CP_REG_AC_WEIGHT_MAN__W 6
#define B_CP_REG_AC_WEIGHT_MAN__M 0x3F
#define B_CP_REG_AC_WEIGHT_MAN_INIT 0x31
-
#define B_CP_REG_AC_WEIGHT_EXP__A 0x1410044
#define B_CP_REG_AC_WEIGHT_EXP__W 5
#define B_CP_REG_AC_WEIGHT_EXP__M 0x1F
#define B_CP_REG_AC_WEIGHT_EXP_INIT 0x10
-
#define B_CP_REG_AC_GAIN_MAN__A 0x1410045
#define B_CP_REG_AC_GAIN_MAN__W 16
#define B_CP_REG_AC_GAIN_MAN__M 0xFFFF
#define B_CP_REG_AC_GAIN_MAN_INIT 0x0
-
#define B_CP_REG_AC_GAIN_EXP__A 0x1410046
#define B_CP_REG_AC_GAIN_EXP__W 5
#define B_CP_REG_AC_GAIN_EXP__M 0x1F
#define B_CP_REG_AC_GAIN_EXP_INIT 0x0
-
#define B_CP_REG_AC_AMP_MODE__A 0x1410047
#define B_CP_REG_AC_AMP_MODE__W 2
#define B_CP_REG_AC_AMP_MODE__M 0x3
#define B_CP_REG_AC_AMP_MODE_FIXED 0x2
#define B_CP_REG_AC_AMP_MODE_INIT 0x2
-
#define B_CP_REG_AC_AMP_FIX__A 0x1410048
#define B_CP_REG_AC_AMP_FIX__W 14
#define B_CP_REG_AC_AMP_FIX__M 0x3FFF
#define B_CP_REG_AC_AMP_FIX_INIT 0x1FF
-
#define B_CP_REG_AC_AMP_READ__A 0x1410049
#define B_CP_REG_AC_AMP_READ__W 14
#define B_CP_REG_AC_AMP_READ__M 0x3FFF
#define B_CP_REG_AC_AMP_READ_INIT 0x0
-
#define B_CP_REG_AC_ANG_MODE__A 0x141004A
#define B_CP_REG_AC_ANG_MODE__W 2
#define B_CP_REG_AC_ANG_MODE__M 0x3
#define B_CP_REG_AC_ANG_MODE_OFFSET 0x3
#define B_CP_REG_AC_ANG_MODE_INIT 0x3
-
#define B_CP_REG_AC_ANG_OFFS__A 0x141004B
#define B_CP_REG_AC_ANG_OFFS__W 14
#define B_CP_REG_AC_ANG_OFFS__M 0x3FFF
#define B_CP_REG_AC_ANG_OFFS_INIT 0x0
-
#define B_CP_REG_AC_ANG_READ__A 0x141004C
#define B_CP_REG_AC_ANG_READ__W 16
#define B_CP_REG_AC_ANG_READ__M 0xFFFF
#define B_CP_REG_AC_ANG_READ_INIT 0x0
-
#define B_CP_REG_AC_ACCU_REAL0__A 0x1410060
#define B_CP_REG_AC_ACCU_REAL0__W 8
#define B_CP_REG_AC_ACCU_REAL0__M 0xFF
#define B_CP_REG_AC_ACCU_REAL0_INIT 0x0
-
#define B_CP_REG_AC_ACCU_IMAG0__A 0x1410061
#define B_CP_REG_AC_ACCU_IMAG0__W 8
#define B_CP_REG_AC_ACCU_IMAG0__M 0xFF
#define B_CP_REG_AC_ACCU_IMAG0_INIT 0x0
-
#define B_CP_REG_AC_ACCU_REAL1__A 0x1410062
#define B_CP_REG_AC_ACCU_REAL1__W 8
#define B_CP_REG_AC_ACCU_REAL1__M 0xFF
#define B_CP_REG_AC_ACCU_REAL1_INIT 0x0
-
#define B_CP_REG_AC_ACCU_IMAG1__A 0x1410063
#define B_CP_REG_AC_ACCU_IMAG1__W 8
#define B_CP_REG_AC_ACCU_IMAG1__M 0xFF
#define B_CP_REG_AC_ACCU_IMAG1_INIT 0x0
-
#define B_CP_REG_DL_MB_WR_ADDR__A 0x1410050
#define B_CP_REG_DL_MB_WR_ADDR__W 15
#define B_CP_REG_DL_MB_WR_ADDR__M 0x7FFF
#define B_CP_REG_DL_MB_WR_ADDR_INIT 0x0
-
#define B_CP_REG_DL_MB_WR_CTR__A 0x1410051
#define B_CP_REG_DL_MB_WR_CTR__W 5
#define B_CP_REG_DL_MB_WR_CTR__M 0x1F
#define B_CP_REG_DL_MB_WR_CTR_CTR__M 0x1
#define B_CP_REG_DL_MB_WR_CTR_INIT 0x0
-
#define B_CP_REG_DL_MB_RD_ADDR__A 0x1410052
#define B_CP_REG_DL_MB_RD_ADDR__W 15
#define B_CP_REG_DL_MB_RD_ADDR__M 0x7FFF
#define B_CP_REG_DL_MB_RD_ADDR_INIT 0x0
-
#define B_CP_REG_DL_MB_RD_CTR__A 0x1410053
#define B_CP_REG_DL_MB_RD_CTR__W 11
#define B_CP_REG_DL_MB_RD_CTR__M 0x7FF
#define B_CP_REG_DL_MB_RD_CTR_CTR__M 0x1
#define B_CP_REG_DL_MB_RD_CTR_INIT 0x0
-
-
#define B_CP_BR_BUF_RAM__A 0x1420000
-
-
#define B_CP_BR_CPL_RAM__A 0x1430000
-
-
#define B_CP_PB_DL0_RAM__A 0x1440000
-
-
#define B_CP_PB_DL1_RAM__A 0x1450000
-
-
#define B_CP_PB_DL2_RAM__A 0x1460000
-
-
-
-
#define B_CE_SID 0xA
-
-
-
-
#define B_CE_COMM_EXEC__A 0x1800000
#define B_CE_COMM_EXEC__W 3
#define B_CE_COMM_EXEC__M 0x7
#define B_CE_COMM_INT_MSK__W 16
#define B_CE_COMM_INT_MSK__M 0xFFFF
-
-
-
-
-
#define B_CE_REG_COMM_EXEC__A 0x1810000
#define B_CE_REG_COMM_EXEC__W 3
#define B_CE_REG_COMM_EXEC__M 0x7
#define B_CE_REG_COMM_EXEC_CTL_HOLD 0x2
#define B_CE_REG_COMM_EXEC_CTL_STEP 0x3
-
#define B_CE_REG_COMM_MB__A 0x1810002
#define B_CE_REG_COMM_MB__W 4
#define B_CE_REG_COMM_MB__M 0xF
#define B_CE_REG_COMM_INT_STA_CE_FI__W 1
#define B_CE_REG_COMM_INT_STA_CE_FI__M 0x4
-
#define B_CE_REG_COMM_INT_MSK__A 0x1810008
#define B_CE_REG_COMM_INT_MSK__W 3
#define B_CE_REG_COMM_INT_MSK__M 0x7
#define B_CE_REG_COMM_INT_MSK_CE_FI__W 1
#define B_CE_REG_COMM_INT_MSK_CE_FI__M 0x4
-
#define B_CE_REG_2K__A 0x1810010
#define B_CE_REG_2K__W 1
#define B_CE_REG_2K__M 0x1
#define B_CE_REG_2K_INIT 0x0
-
#define B_CE_REG_TAPSET__A 0x1810011
#define B_CE_REG_TAPSET__W 4
#define B_CE_REG_TAPSET__M 0xF
-
-
#define B_CE_REG_TAPSET_MOTION_INIT 0x0
#define B_CE_REG_TAPSET_MOTION_NO 0x0
#define B_CE_REG_TAPSET_MOTION_UNDEFINED 0x8
-
#define B_CE_REG_AVG_POW__A 0x1810012
#define B_CE_REG_AVG_POW__W 8
#define B_CE_REG_AVG_POW__M 0xFF
#define B_CE_REG_AVG_POW_INIT 0x0
-
#define B_CE_REG_MAX_POW__A 0x1810013
#define B_CE_REG_MAX_POW__W 8
#define B_CE_REG_MAX_POW__M 0xFF
#define B_CE_REG_MAX_POW_INIT 0x0
-
#define B_CE_REG_ATT__A 0x1810014
#define B_CE_REG_ATT__W 8
#define B_CE_REG_ATT__M 0xFF
#define B_CE_REG_ATT_INIT 0x0
-
#define B_CE_REG_NRED__A 0x1810015
#define B_CE_REG_NRED__W 6
#define B_CE_REG_NRED__M 0x3F
#define B_CE_REG_NRED_INIT 0x0
-
#define B_CE_REG_PU_SIGN__A 0x1810020
#define B_CE_REG_PU_SIGN__W 1
#define B_CE_REG_PU_SIGN__M 0x1
#define B_CE_REG_PU_SIGN_INIT 0x0
-
#define B_CE_REG_PU_MIX__A 0x1810021
#define B_CE_REG_PU_MIX__W 1
#define B_CE_REG_PU_MIX__M 0x1
#define B_CE_REG_PU_MIX_INIT 0x0
-
#define B_CE_REG_PB_PILOT_REQ__A 0x1810030
#define B_CE_REG_PB_PILOT_REQ__W 15
#define B_CE_REG_PB_PILOT_REQ__M 0x7FFF
#define B_CE_REG_PB_PILOT_REQ_PILOT_ADR__W 12
#define B_CE_REG_PB_PILOT_REQ_PILOT_ADR__M 0xFFF
-
#define B_CE_REG_PB_PILOT_REQ_VALID__A 0x1810031
#define B_CE_REG_PB_PILOT_REQ_VALID__W 1
#define B_CE_REG_PB_PILOT_REQ_VALID__M 0x1
#define B_CE_REG_PB_PILOT_REQ_VALID_INIT 0x0
-
#define B_CE_REG_PB_FREEZE__A 0x1810032
#define B_CE_REG_PB_FREEZE__W 1
#define B_CE_REG_PB_FREEZE__M 0x1
#define B_CE_REG_PB_FREEZE_INIT 0x0
-
#define B_CE_REG_PB_PILOT_EXP__A 0x1810038
#define B_CE_REG_PB_PILOT_EXP__W 4
#define B_CE_REG_PB_PILOT_EXP__M 0xF
#define B_CE_REG_PB_PILOT_EXP_INIT 0x0
-
#define B_CE_REG_PB_PILOT_REAL__A 0x1810039
#define B_CE_REG_PB_PILOT_REAL__W 10
#define B_CE_REG_PB_PILOT_REAL__M 0x3FF
#define B_CE_REG_PB_PILOT_REAL_INIT 0x0
-
#define B_CE_REG_PB_PILOT_IMAG__A 0x181003A
#define B_CE_REG_PB_PILOT_IMAG__W 10
#define B_CE_REG_PB_PILOT_IMAG__M 0x3FF
#define B_CE_REG_PB_PILOT_IMAG_INIT 0x0
-
#define B_CE_REG_PB_SMBNR__A 0x181003B
#define B_CE_REG_PB_SMBNR__W 5
#define B_CE_REG_PB_SMBNR__M 0x1F
#define B_CE_REG_PB_SMBNR_INIT 0x0
-
#define B_CE_REG_NE_PILOT_REQ__A 0x1810040
#define B_CE_REG_NE_PILOT_REQ__W 12
#define B_CE_REG_NE_PILOT_REQ__M 0xFFF
#define B_CE_REG_NE_PILOT_REQ_INIT 0x0
-
#define B_CE_REG_NE_PILOT_REQ_VALID__A 0x1810041
#define B_CE_REG_NE_PILOT_REQ_VALID__W 2
#define B_CE_REG_NE_PILOT_REQ_VALID__M 0x3
#define B_CE_REG_NE_PILOT_REQ_VALID_READ_VALID__W 1
#define B_CE_REG_NE_PILOT_REQ_VALID_READ_VALID__M 0x1
-
#define B_CE_REG_NE_PILOT_DATA__A 0x1810042
#define B_CE_REG_NE_PILOT_DATA__W 10
#define B_CE_REG_NE_PILOT_DATA__M 0x3FF
#define B_CE_REG_NE_PILOT_DATA_INIT 0x0
-
#define B_CE_REG_NE_ERR_SELECT__A 0x1810043
#define B_CE_REG_NE_ERR_SELECT__W 5
#define B_CE_REG_NE_ERR_SELECT__M 0x1F
#define B_CE_REG_NE_ERR_SELECT_TD_ENABLE__W 1
#define B_CE_REG_NE_ERR_SELECT_TD_ENABLE__M 0x1
-
#define B_CE_REG_NE_TD_CAL__A 0x1810044
#define B_CE_REG_NE_TD_CAL__W 9
#define B_CE_REG_NE_TD_CAL__M 0x1FF
#define B_CE_REG_NE_TD_CAL_INIT 0x1E8
-
#define B_CE_REG_NE_FD_CAL__A 0x1810045
#define B_CE_REG_NE_FD_CAL__W 9
#define B_CE_REG_NE_FD_CAL__M 0x1FF
#define B_CE_REG_NE_FD_CAL_INIT 0x1D9
-
#define B_CE_REG_NE_MIXAVG__A 0x1810046
#define B_CE_REG_NE_MIXAVG__W 3
#define B_CE_REG_NE_MIXAVG__M 0x7
#define B_CE_REG_NE_MIXAVG_INIT 0x6
-
#define B_CE_REG_NE_NUPD_OFS__A 0x1810047
#define B_CE_REG_NE_NUPD_OFS__W 4
#define B_CE_REG_NE_NUPD_OFS__M 0xF
#define B_CE_REG_NE_NUPD_OFS_INIT 0x4
-
#define B_CE_REG_NE_TD_POW__A 0x1810048
#define B_CE_REG_NE_TD_POW__W 15
#define B_CE_REG_NE_TD_POW__M 0x7FFF
#define B_CE_REG_NE_TD_POW_MANTISSA__W 10
#define B_CE_REG_NE_TD_POW_MANTISSA__M 0x3FF
-
#define B_CE_REG_NE_FD_POW__A 0x1810049
#define B_CE_REG_NE_FD_POW__W 15
#define B_CE_REG_NE_FD_POW__M 0x7FFF
#define B_CE_REG_NE_FD_POW_MANTISSA__W 10
#define B_CE_REG_NE_FD_POW_MANTISSA__M 0x3FF
-
#define B_CE_REG_NE_NEXP_AVG__A 0x181004A
#define B_CE_REG_NE_NEXP_AVG__W 8
#define B_CE_REG_NE_NEXP_AVG__M 0xFF
#define B_CE_REG_NE_NEXP_AVG_INIT 0x0
-
#define B_CE_REG_NE_OFFSET__A 0x181004B
#define B_CE_REG_NE_OFFSET__W 9
#define B_CE_REG_NE_OFFSET__M 0x1FF
#define B_CE_REG_NE_OFFSET_INIT 0x0
-
#define B_CE_REG_NE_NUPD_TRH__A 0x181004C
#define B_CE_REG_NE_NUPD_TRH__W 5
#define B_CE_REG_NE_NUPD_TRH__M 0x1F
#define B_CE_REG_NE_NUPD_TRH_INIT 0x14
-
#define B_CE_REG_PE_NEXP_OFFS__A 0x1810050
#define B_CE_REG_PE_NEXP_OFFS__W 8
#define B_CE_REG_PE_NEXP_OFFS__M 0xFF
#define B_CE_REG_PE_NEXP_OFFS_INIT 0x0
-
#define B_CE_REG_PE_TIMESHIFT__A 0x1810051
#define B_CE_REG_PE_TIMESHIFT__W 14
#define B_CE_REG_PE_TIMESHIFT__M 0x3FFF
#define B_CE_REG_PE_TIMESHIFT_INIT 0x0
-
#define B_CE_REG_PE_DIF_REAL_L__A 0x1810052
#define B_CE_REG_PE_DIF_REAL_L__W 16
#define B_CE_REG_PE_DIF_REAL_L__M 0xFFFF
#define B_CE_REG_PE_DIF_REAL_L_INIT 0x0
-
#define B_CE_REG_PE_DIF_IMAG_L__A 0x1810053
#define B_CE_REG_PE_DIF_IMAG_L__W 16
#define B_CE_REG_PE_DIF_IMAG_L__M 0xFFFF
#define B_CE_REG_PE_DIF_IMAG_L_INIT 0x0
-
#define B_CE_REG_PE_DIF_REAL_R__A 0x1810054
#define B_CE_REG_PE_DIF_REAL_R__W 16
#define B_CE_REG_PE_DIF_REAL_R__M 0xFFFF
#define B_CE_REG_PE_DIF_REAL_R_INIT 0x0
-
#define B_CE_REG_PE_DIF_IMAG_R__A 0x1810055
#define B_CE_REG_PE_DIF_IMAG_R__W 16
#define B_CE_REG_PE_DIF_IMAG_R__M 0xFFFF
#define B_CE_REG_PE_DIF_IMAG_R_INIT 0x0
-
#define B_CE_REG_PE_ABS_REAL_L__A 0x1810056
#define B_CE_REG_PE_ABS_REAL_L__W 16
#define B_CE_REG_PE_ABS_REAL_L__M 0xFFFF
#define B_CE_REG_PE_ABS_REAL_L_INIT 0x0
-
#define B_CE_REG_PE_ABS_IMAG_L__A 0x1810057
#define B_CE_REG_PE_ABS_IMAG_L__W 16
#define B_CE_REG_PE_ABS_IMAG_L__M 0xFFFF
#define B_CE_REG_PE_ABS_IMAG_L_INIT 0x0
-
#define B_CE_REG_PE_ABS_REAL_R__A 0x1810058
#define B_CE_REG_PE_ABS_REAL_R__W 16
#define B_CE_REG_PE_ABS_REAL_R__M 0xFFFF
#define B_CE_REG_PE_ABS_REAL_R_INIT 0x0
-
#define B_CE_REG_PE_ABS_IMAG_R__A 0x1810059
#define B_CE_REG_PE_ABS_IMAG_R__W 16
#define B_CE_REG_PE_ABS_IMAG_R__M 0xFFFF
#define B_CE_REG_PE_ABS_IMAG_R_INIT 0x0
-
#define B_CE_REG_PE_ABS_EXP_L__A 0x181005A
#define B_CE_REG_PE_ABS_EXP_L__W 5
#define B_CE_REG_PE_ABS_EXP_L__M 0x1F
#define B_CE_REG_PE_ABS_EXP_L_INIT 0x0
-
#define B_CE_REG_PE_ABS_EXP_R__A 0x181005B
#define B_CE_REG_PE_ABS_EXP_R__W 5
#define B_CE_REG_PE_ABS_EXP_R__M 0x1F
#define B_CE_REG_PE_ABS_EXP_R_INIT 0x0
-
#define B_CE_REG_TP_UPDATE_MODE__A 0x1810060
#define B_CE_REG_TP_UPDATE_MODE__W 1
#define B_CE_REG_TP_UPDATE_MODE__M 0x1
#define B_CE_REG_TP_UPDATE_MODE_INIT 0x0
-
#define B_CE_REG_TP_LMS_TAP_ON__A 0x1810061
#define B_CE_REG_TP_LMS_TAP_ON__W 1
#define B_CE_REG_TP_LMS_TAP_ON__M 0x1
#define B_CE_REG_TP_DOPP_ENERGY_MANTISSA__W 10
#define B_CE_REG_TP_DOPP_ENERGY_MANTISSA__M 0x3FF
-
#define B_CE_REG_TP_DOPP_DIFF_ENERGY__A 0x181006D
#define B_CE_REG_TP_DOPP_DIFF_ENERGY__W 15
#define B_CE_REG_TP_DOPP_DIFF_ENERGY__M 0x7FFF
#define B_CE_REG_TP_DOPP_DIFF_ENERGY_MANTISSA__W 10
#define B_CE_REG_TP_DOPP_DIFF_ENERGY_MANTISSA__M 0x3FF
-
#define B_CE_REG_TP_A0_TAP_ENERGY__A 0x181006E
#define B_CE_REG_TP_A0_TAP_ENERGY__W 15
#define B_CE_REG_TP_A0_TAP_ENERGY__M 0x7FFF
#define B_CE_REG_TP_A0_TAP_ENERGY_MANTISSA__W 10
#define B_CE_REG_TP_A0_TAP_ENERGY_MANTISSA__M 0x3FF
-
#define B_CE_REG_TP_A1_TAP_ENERGY__A 0x181006F
#define B_CE_REG_TP_A1_TAP_ENERGY__W 15
#define B_CE_REG_TP_A1_TAP_ENERGY__M 0x7FFF
#define B_CE_REG_TP_A1_TAP_ENERGY_MANTISSA__W 10
#define B_CE_REG_TP_A1_TAP_ENERGY_MANTISSA__M 0x3FF
-
#define B_CE_REG_TI_SYM_CNT__A 0x1810072
#define B_CE_REG_TI_SYM_CNT__W 6
#define B_CE_REG_TI_SYM_CNT__M 0x3F
#define B_CE_REG_TI_SYM_CNT_INIT 0x0
-
#define B_CE_REG_TI_PHN_ENABLE__A 0x1810073
#define B_CE_REG_TI_PHN_ENABLE__W 1
#define B_CE_REG_TI_PHN_ENABLE__M 0x1
#define B_CE_REG_TI_PHN_ENABLE_INIT 0x0
-
#define B_CE_REG_TI_SHIFT__A 0x1810074
#define B_CE_REG_TI_SHIFT__W 2
#define B_CE_REG_TI_SHIFT__M 0x3
#define B_CE_REG_TI_SHIFT_INIT 0x0
-
#define B_CE_REG_TI_SLOW__A 0x1810075
#define B_CE_REG_TI_SLOW__W 1
#define B_CE_REG_TI_SLOW__M 0x1
#define B_CE_REG_TI_SLOW_INIT 0x0
-
#define B_CE_REG_TI_MGAIN__A 0x1810076
#define B_CE_REG_TI_MGAIN__W 8
#define B_CE_REG_TI_MGAIN__M 0xFF
#define B_CE_REG_TI_MGAIN_INIT 0x0
-
#define B_CE_REG_TI_ACCU1__A 0x1810077
#define B_CE_REG_TI_ACCU1__W 8
#define B_CE_REG_TI_ACCU1__M 0xFF
#define B_CE_REG_TI_ACCU1_INIT 0x0
-
#define B_CE_REG_NI_PER_LEFT__A 0x18100B0
#define B_CE_REG_NI_PER_LEFT__W 5
#define B_CE_REG_NI_PER_LEFT__M 0x1F
#define B_CE_REG_NI_PER_LEFT_INIT 0xE
-
#define B_CE_REG_NI_PER_RIGHT__A 0x18100B1
#define B_CE_REG_NI_PER_RIGHT__W 5
#define B_CE_REG_NI_PER_RIGHT__M 0x1F
#define B_CE_REG_NI_PER_RIGHT_INIT 0x7
-
#define B_CE_REG_NI_POS_LR__A 0x18100B2
#define B_CE_REG_NI_POS_LR__W 9
#define B_CE_REG_NI_POS_LR__M 0x1FF
#define B_CE_REG_NI_POS_LR_INIT 0xA0
-
#define B_CE_REG_FI_SHT_INCR__A 0x1810090
#define B_CE_REG_FI_SHT_INCR__W 7
#define B_CE_REG_FI_SHT_INCR__M 0x7F
#define B_CE_REG_FI_SHT_INCR_INIT 0x9
-
#define B_CE_REG_FI_EXP_NORM__A 0x1810091
#define B_CE_REG_FI_EXP_NORM__W 4
#define B_CE_REG_FI_EXP_NORM__M 0xF
#define B_CE_REG_FI_EXP_NORM_INIT 0x4
-
#define B_CE_REG_FI_SUPR_VAL__A 0x1810092
#define B_CE_REG_FI_SUPR_VAL__W 1
#define B_CE_REG_FI_SUPR_VAL__M 0x1
#define B_CE_REG_FI_SUPR_VAL_INIT 0x1
-
#define B_CE_REG_IR_INPUTSEL__A 0x18100A0
#define B_CE_REG_IR_INPUTSEL__W 1
#define B_CE_REG_IR_INPUTSEL__M 0x1
#define B_CE_REG_IR_INPUTSEL_INIT 0x0
-
#define B_CE_REG_IR_STARTPOS__A 0x18100A1
#define B_CE_REG_IR_STARTPOS__W 8
#define B_CE_REG_IR_STARTPOS__M 0xFF
#define B_CE_REG_IR_STARTPOS_INIT 0x0
-
#define B_CE_REG_IR_NEXP_THRES__A 0x18100A2
#define B_CE_REG_IR_NEXP_THRES__W 8
#define B_CE_REG_IR_NEXP_THRES__M 0xFF
#define B_CE_REG_IR_NEXP_THRES_INIT 0x0
-
#define B_CE_REG_IR_LENGTH__A 0x18100A3
#define B_CE_REG_IR_LENGTH__W 4
#define B_CE_REG_IR_LENGTH__M 0xF
#define B_CE_REG_IR_LENGTH_INIT 0x0
-
#define B_CE_REG_IR_FREQ__A 0x18100A4
#define B_CE_REG_IR_FREQ__W 11
#define B_CE_REG_IR_FREQ__M 0x7FF
#define B_CE_REG_IR_FREQ_INIT 0x0
-
#define B_CE_REG_IR_FREQINC__A 0x18100A5
#define B_CE_REG_IR_FREQINC__W 11
#define B_CE_REG_IR_FREQINC__M 0x7FF
#define B_CE_REG_IR_FREQINC_INIT 0x0
-
#define B_CE_REG_IR_KAISINC__A 0x18100A6
#define B_CE_REG_IR_KAISINC__W 15
#define B_CE_REG_IR_KAISINC__M 0x7FFF
#define B_CE_REG_IR_KAISINC_INIT 0x0
-
#define B_CE_REG_IR_CTL__A 0x18100A7
#define B_CE_REG_IR_CTL__W 3
#define B_CE_REG_IR_CTL__M 0x7
#define B_CE_REG_IR_CTL_INIT 0x0
-
#define B_CE_REG_IR_REAL__A 0x18100A8
#define B_CE_REG_IR_REAL__W 16
#define B_CE_REG_IR_REAL__M 0xFFFF
#define B_CE_REG_IR_REAL_INIT 0x0
-
#define B_CE_REG_IR_IMAG__A 0x18100A9
#define B_CE_REG_IR_IMAG__W 16
#define B_CE_REG_IR_IMAG__M 0xFFFF
#define B_CE_REG_IR_IMAG_INIT 0x0
-
#define B_CE_REG_IR_INDEX__A 0x18100AA
#define B_CE_REG_IR_INDEX__W 12
#define B_CE_REG_IR_INDEX__M 0xFFF
#define B_CE_REG_IR_INDEX_INIT 0x0
-
-
-
#define B_CE_REG_FR_COMM_EXEC__A 0x1820000
#define B_CE_REG_FR_COMM_EXEC__W 1
#define B_CE_REG_FR_COMM_EXEC__M 0x1
#define B_CE_REG_FR_TREAL00__M 0x7FF
#define B_CE_REG_FR_TREAL00_INIT 0x52
-
#define B_CE_REG_FR_TIMAG00__A 0x1820011
#define B_CE_REG_FR_TIMAG00__W 11
#define B_CE_REG_FR_TIMAG00__M 0x7FF
#define B_CE_REG_FR_TIMAG00_INIT 0x0
-
#define B_CE_REG_FR_TREAL01__A 0x1820012
#define B_CE_REG_FR_TREAL01__W 11
#define B_CE_REG_FR_TREAL01__M 0x7FF
#define B_CE_REG_FR_TREAL01_INIT 0x52
-
#define B_CE_REG_FR_TIMAG01__A 0x1820013
#define B_CE_REG_FR_TIMAG01__W 11
#define B_CE_REG_FR_TIMAG01__M 0x7FF
#define B_CE_REG_FR_TIMAG01_INIT 0x0
-
#define B_CE_REG_FR_TREAL02__A 0x1820014
#define B_CE_REG_FR_TREAL02__W 11
#define B_CE_REG_FR_TREAL02__M 0x7FF
#define B_CE_REG_FR_TREAL02_INIT 0x52
-
#define B_CE_REG_FR_TIMAG02__A 0x1820015
#define B_CE_REG_FR_TIMAG02__W 11
#define B_CE_REG_FR_TIMAG02__M 0x7FF
#define B_CE_REG_FR_TIMAG02_INIT 0x0
-
#define B_CE_REG_FR_TREAL03__A 0x1820016
#define B_CE_REG_FR_TREAL03__W 11
#define B_CE_REG_FR_TREAL03__M 0x7FF
#define B_CE_REG_FR_TREAL03_INIT 0x52
-
#define B_CE_REG_FR_TIMAG03__A 0x1820017
#define B_CE_REG_FR_TIMAG03__W 11
#define B_CE_REG_FR_TIMAG03__M 0x7FF
#define B_CE_REG_FR_TIMAG03_INIT 0x0
-
#define B_CE_REG_FR_TREAL04__A 0x1820018
#define B_CE_REG_FR_TREAL04__W 11
#define B_CE_REG_FR_TREAL04__M 0x7FF
#define B_CE_REG_FR_TREAL04_INIT 0x52
-
#define B_CE_REG_FR_TIMAG04__A 0x1820019
#define B_CE_REG_FR_TIMAG04__W 11
#define B_CE_REG_FR_TIMAG04__M 0x7FF
#define B_CE_REG_FR_TIMAG04_INIT 0x0
-
#define B_CE_REG_FR_TREAL05__A 0x182001A
#define B_CE_REG_FR_TREAL05__W 11
#define B_CE_REG_FR_TREAL05__M 0x7FF
#define B_CE_REG_FR_TREAL05_INIT 0x52
-
#define B_CE_REG_FR_TIMAG05__A 0x182001B
#define B_CE_REG_FR_TIMAG05__W 11
#define B_CE_REG_FR_TIMAG05__M 0x7FF
#define B_CE_REG_FR_TIMAG05_INIT 0x0
-
#define B_CE_REG_FR_TREAL06__A 0x182001C
#define B_CE_REG_FR_TREAL06__W 11
#define B_CE_REG_FR_TREAL06__M 0x7FF
#define B_CE_REG_FR_TREAL06_INIT 0x52
-
#define B_CE_REG_FR_TIMAG06__A 0x182001D
#define B_CE_REG_FR_TIMAG06__W 11
#define B_CE_REG_FR_TIMAG06__M 0x7FF
#define B_CE_REG_FR_TIMAG06_INIT 0x0
-
#define B_CE_REG_FR_TREAL07__A 0x182001E
#define B_CE_REG_FR_TREAL07__W 11
#define B_CE_REG_FR_TREAL07__M 0x7FF
#define B_CE_REG_FR_TREAL07_INIT 0x52
-
#define B_CE_REG_FR_TIMAG07__A 0x182001F
#define B_CE_REG_FR_TIMAG07__W 11
#define B_CE_REG_FR_TIMAG07__M 0x7FF
#define B_CE_REG_FR_TIMAG07_INIT 0x0
-
#define B_CE_REG_FR_TREAL08__A 0x1820020
#define B_CE_REG_FR_TREAL08__W 11
#define B_CE_REG_FR_TREAL08__M 0x7FF
#define B_CE_REG_FR_TREAL08_INIT 0x52
-
#define B_CE_REG_FR_TIMAG08__A 0x1820021
#define B_CE_REG_FR_TIMAG08__W 11
#define B_CE_REG_FR_TIMAG08__M 0x7FF
#define B_CE_REG_FR_TIMAG08_INIT 0x0
-
#define B_CE_REG_FR_TREAL09__A 0x1820022
#define B_CE_REG_FR_TREAL09__W 11
#define B_CE_REG_FR_TREAL09__M 0x7FF
#define B_CE_REG_FR_TREAL09_INIT 0x52
-
#define B_CE_REG_FR_TIMAG09__A 0x1820023
#define B_CE_REG_FR_TIMAG09__W 11
#define B_CE_REG_FR_TIMAG09__M 0x7FF
#define B_CE_REG_FR_TIMAG09_INIT 0x0
-
#define B_CE_REG_FR_TREAL10__A 0x1820024
#define B_CE_REG_FR_TREAL10__W 11
#define B_CE_REG_FR_TREAL10__M 0x7FF
#define B_CE_REG_FR_TREAL10_INIT 0x52
-
#define B_CE_REG_FR_TIMAG10__A 0x1820025
#define B_CE_REG_FR_TIMAG10__W 11
#define B_CE_REG_FR_TIMAG10__M 0x7FF
#define B_CE_REG_FR_TIMAG10_INIT 0x0
-
#define B_CE_REG_FR_TREAL11__A 0x1820026
#define B_CE_REG_FR_TREAL11__W 11
#define B_CE_REG_FR_TREAL11__M 0x7FF
#define B_CE_REG_FR_TREAL11_INIT 0x52
-
#define B_CE_REG_FR_TIMAG11__A 0x1820027
#define B_CE_REG_FR_TIMAG11__W 11
#define B_CE_REG_FR_TIMAG11__M 0x7FF
#define B_CE_REG_FR_TIMAG11_INIT 0x0
-
#define B_CE_REG_FR_MID_TAP__A 0x1820028
#define B_CE_REG_FR_MID_TAP__W 11
#define B_CE_REG_FR_MID_TAP__M 0x7FF
#define B_CE_REG_FR_MID_TAP_INIT 0x51
-
#define B_CE_REG_FR_SQS_G00__A 0x1820029
#define B_CE_REG_FR_SQS_G00__W 8
#define B_CE_REG_FR_SQS_G00__M 0xFF
#define B_CE_REG_FR_SQS_G00_INIT 0xB
-
#define B_CE_REG_FR_SQS_G01__A 0x182002A
#define B_CE_REG_FR_SQS_G01__W 8
#define B_CE_REG_FR_SQS_G01__M 0xFF
#define B_CE_REG_FR_SQS_G01_INIT 0xB
-
#define B_CE_REG_FR_SQS_G02__A 0x182002B
#define B_CE_REG_FR_SQS_G02__W 8
#define B_CE_REG_FR_SQS_G02__M 0xFF
#define B_CE_REG_FR_SQS_G02_INIT 0xB
-
#define B_CE_REG_FR_SQS_G03__A 0x182002C
#define B_CE_REG_FR_SQS_G03__W 8
#define B_CE_REG_FR_SQS_G03__M 0xFF
#define B_CE_REG_FR_SQS_G03_INIT 0xB
-
#define B_CE_REG_FR_SQS_G04__A 0x182002D
#define B_CE_REG_FR_SQS_G04__W 8
#define B_CE_REG_FR_SQS_G04__M 0xFF
#define B_CE_REG_FR_SQS_G04_INIT 0xB
-
#define B_CE_REG_FR_SQS_G05__A 0x182002E
#define B_CE_REG_FR_SQS_G05__W 8
#define B_CE_REG_FR_SQS_G05__M 0xFF
#define B_CE_REG_FR_SQS_G05_INIT 0xB
-
#define B_CE_REG_FR_SQS_G06__A 0x182002F
#define B_CE_REG_FR_SQS_G06__W 8
#define B_CE_REG_FR_SQS_G06__M 0xFF
#define B_CE_REG_FR_SQS_G06_INIT 0xB
-
#define B_CE_REG_FR_SQS_G07__A 0x1820030
#define B_CE_REG_FR_SQS_G07__W 8
#define B_CE_REG_FR_SQS_G07__M 0xFF
#define B_CE_REG_FR_SQS_G07_INIT 0xB
-
#define B_CE_REG_FR_SQS_G08__A 0x1820031
#define B_CE_REG_FR_SQS_G08__W 8
#define B_CE_REG_FR_SQS_G08__M 0xFF
#define B_CE_REG_FR_SQS_G08_INIT 0xB
-
#define B_CE_REG_FR_SQS_G09__A 0x1820032
#define B_CE_REG_FR_SQS_G09__W 8
#define B_CE_REG_FR_SQS_G09__M 0xFF
#define B_CE_REG_FR_SQS_G09_INIT 0xB
-
#define B_CE_REG_FR_SQS_G10__A 0x1820033
#define B_CE_REG_FR_SQS_G10__W 8
#define B_CE_REG_FR_SQS_G10__M 0xFF
#define B_CE_REG_FR_SQS_G10_INIT 0xB
-
#define B_CE_REG_FR_SQS_G11__A 0x1820034
#define B_CE_REG_FR_SQS_G11__W 8
#define B_CE_REG_FR_SQS_G11__M 0xFF
#define B_CE_REG_FR_SQS_G11_INIT 0xB
-
#define B_CE_REG_FR_SQS_G12__A 0x1820035
#define B_CE_REG_FR_SQS_G12__W 8
#define B_CE_REG_FR_SQS_G12__M 0xFF
#define B_CE_REG_FR_SQS_G12_INIT 0x5
-
#define B_CE_REG_FR_RIO_G00__A 0x1820036
#define B_CE_REG_FR_RIO_G00__W 9
#define B_CE_REG_FR_RIO_G00__M 0x1FF
#define B_CE_REG_FR_RIO_G00_INIT 0x1FF
-
#define B_CE_REG_FR_RIO_G01__A 0x1820037
#define B_CE_REG_FR_RIO_G01__W 9
#define B_CE_REG_FR_RIO_G01__M 0x1FF
#define B_CE_REG_FR_RIO_G01_INIT 0x190
-
#define B_CE_REG_FR_RIO_G02__A 0x1820038
#define B_CE_REG_FR_RIO_G02__W 9
#define B_CE_REG_FR_RIO_G02__M 0x1FF
#define B_CE_REG_FR_RIO_G02_INIT 0x10B
-
#define B_CE_REG_FR_RIO_G03__A 0x1820039
#define B_CE_REG_FR_RIO_G03__W 9
#define B_CE_REG_FR_RIO_G03__M 0x1FF
#define B_CE_REG_FR_RIO_G03_INIT 0xC8
-
#define B_CE_REG_FR_RIO_G04__A 0x182003A
#define B_CE_REG_FR_RIO_G04__W 9
#define B_CE_REG_FR_RIO_G04__M 0x1FF
#define B_CE_REG_FR_RIO_G04_INIT 0xA0
-
#define B_CE_REG_FR_RIO_G05__A 0x182003B
#define B_CE_REG_FR_RIO_G05__W 9
#define B_CE_REG_FR_RIO_G05__M 0x1FF
#define B_CE_REG_FR_RIO_G05_INIT 0x85
-
#define B_CE_REG_FR_RIO_G06__A 0x182003C
#define B_CE_REG_FR_RIO_G06__W 9
#define B_CE_REG_FR_RIO_G06__M 0x1FF
#define B_CE_REG_FR_RIO_G06_INIT 0x72
-
#define B_CE_REG_FR_RIO_G07__A 0x182003D
#define B_CE_REG_FR_RIO_G07__W 9
#define B_CE_REG_FR_RIO_G07__M 0x1FF
#define B_CE_REG_FR_RIO_G07_INIT 0x64
-
#define B_CE_REG_FR_RIO_G08__A 0x182003E
#define B_CE_REG_FR_RIO_G08__W 9
#define B_CE_REG_FR_RIO_G08__M 0x1FF
#define B_CE_REG_FR_RIO_G08_INIT 0x59
-
#define B_CE_REG_FR_RIO_G09__A 0x182003F
#define B_CE_REG_FR_RIO_G09__W 9
#define B_CE_REG_FR_RIO_G09__M 0x1FF
#define B_CE_REG_FR_RIO_G09_INIT 0x50
-
#define B_CE_REG_FR_RIO_G10__A 0x1820040
#define B_CE_REG_FR_RIO_G10__W 9
#define B_CE_REG_FR_RIO_G10__M 0x1FF
#define B_CE_REG_FR_RIO_G10_INIT 0x49
-
#define B_CE_REG_FR_MODE__A 0x1820041
#define B_CE_REG_FR_MODE__W 9
#define B_CE_REG_FR_MODE__M 0x1FF
#define B_CE_REG_FR_MODE_NOTCH_MODE__M 0x100
#define B_CE_REG_FR_MODE_INIT 0xDE
-
#define B_CE_REG_FR_SQS_TRH__A 0x1820042
#define B_CE_REG_FR_SQS_TRH__W 8
#define B_CE_REG_FR_SQS_TRH__M 0xFF
#define B_CE_REG_FR_SQS_TRH_INIT 0x80
-
#define B_CE_REG_FR_RIO_GAIN__A 0x1820043
#define B_CE_REG_FR_RIO_GAIN__W 3
#define B_CE_REG_FR_RIO_GAIN__M 0x7
#define B_CE_REG_FR_RIO_GAIN_INIT 0x2
-
#define B_CE_REG_FR_BYPASS__A 0x1820044
#define B_CE_REG_FR_BYPASS__W 10
#define B_CE_REG_FR_BYPASS__M 0x3FF
#define B_CE_REG_FR_BYPASS_TOTAL__M 0x200
#define B_CE_REG_FR_BYPASS_INIT 0x13B
-
#define B_CE_REG_FR_PM_SET__A 0x1820045
#define B_CE_REG_FR_PM_SET__W 4
#define B_CE_REG_FR_PM_SET__M 0xF
#define B_CE_REG_FR_PM_SET_INIT 0x4
-
#define B_CE_REG_FR_ERR_SH__A 0x1820046
#define B_CE_REG_FR_ERR_SH__W 4
#define B_CE_REG_FR_ERR_SH__M 0xF
#define B_CE_REG_FR_ERR_SH_INIT 0x4
-
#define B_CE_REG_FR_MAN_SH__A 0x1820047
#define B_CE_REG_FR_MAN_SH__W 4
#define B_CE_REG_FR_MAN_SH__M 0xF
#define B_CE_REG_FR_MAN_SH_INIT 0x7
-
#define B_CE_REG_FR_TAP_SH__A 0x1820048
#define B_CE_REG_FR_TAP_SH__W 3
#define B_CE_REG_FR_TAP_SH__M 0x7
#define B_CE_REG_FR_TAP_SH_INIT 0x3
-
#define B_CE_REG_FR_CLIP__A 0x1820049
#define B_CE_REG_FR_CLIP__W 9
#define B_CE_REG_FR_CLIP__M 0x1FF
#define B_CE_REG_FR_CLIP_INIT 0x49
-
#define B_CE_REG_FR_LEAK_UPD__A 0x182004A
#define B_CE_REG_FR_LEAK_UPD__W 3
#define B_CE_REG_FR_LEAK_UPD__M 0x7
#define B_CE_REG_FR_LEAK_UPD_INIT 0x1
-
#define B_CE_REG_FR_LEAK_SH__A 0x182004B
#define B_CE_REG_FR_LEAK_SH__W 3
#define B_CE_REG_FR_LEAK_SH__M 0x7
#define B_CE_REG_FR_LEAK_SH_INIT 0x1
-
-
#define B_CE_PB_RAM__A 0x1830000
-
-
#define B_CE_NE_RAM__A 0x1840000
-
-
-
-
#define B_EQ_SID 0xE
-
-
-
-
#define B_EQ_COMM_EXEC__A 0x1C00000
#define B_EQ_COMM_EXEC__W 3
#define B_EQ_COMM_EXEC__M 0x7
#define B_EQ_COMM_INT_MSK__W 16
#define B_EQ_COMM_INT_MSK__M 0xFFFF
-
-
-
-
-
#define B_EQ_REG_COMM_EXEC__A 0x1C10000
#define B_EQ_REG_COMM_EXEC__W 3
#define B_EQ_REG_COMM_EXEC__M 0x7
#define B_EQ_REG_COMM_MB_OBS_MUX_EQ_IS 0x20
#define B_EQ_REG_COMM_MB_OBS_MUX_EQ_SN 0x30
-
#define B_EQ_REG_COMM_SERVICE0__A 0x1C10003
#define B_EQ_REG_COMM_SERVICE0__W 10
#define B_EQ_REG_COMM_SERVICE0__M 0x3FF
#define B_EQ_REG_COMM_INT_STA_ERR_RDY__W 1
#define B_EQ_REG_COMM_INT_STA_ERR_RDY__M 0x2
-
#define B_EQ_REG_COMM_INT_MSK__A 0x1C10008
#define B_EQ_REG_COMM_INT_MSK__W 2
#define B_EQ_REG_COMM_INT_MSK__M 0x3
#define B_EQ_REG_COMM_INT_MSK_MER_RDY__W 1
#define B_EQ_REG_COMM_INT_MSK_MER_RDY__M 0x2
-
#define B_EQ_REG_IS_MODE__A 0x1C10014
#define B_EQ_REG_IS_MODE__W 4
#define B_EQ_REG_IS_MODE__M 0xF
#define B_EQ_REG_IS_MODE_LIM_CLP_SEL_CLP_SEL_ONE 0x0
#define B_EQ_REG_IS_MODE_LIM_CLP_SEL_CLP_SEL_TWO 0x2
-
#define B_EQ_REG_IS_GAIN_MAN__A 0x1C10015
#define B_EQ_REG_IS_GAIN_MAN__W 10
#define B_EQ_REG_IS_GAIN_MAN__M 0x3FF
#define B_EQ_REG_IS_GAIN_MAN_INIT 0x114
-
#define B_EQ_REG_IS_GAIN_EXP__A 0x1C10016
#define B_EQ_REG_IS_GAIN_EXP__W 5
#define B_EQ_REG_IS_GAIN_EXP__M 0x1F
#define B_EQ_REG_IS_GAIN_EXP_INIT 0x5
-
#define B_EQ_REG_IS_CLIP_EXP__A 0x1C10017
#define B_EQ_REG_IS_CLIP_EXP__W 5
#define B_EQ_REG_IS_CLIP_EXP__M 0x1F
#define B_EQ_REG_IS_CLIP_EXP_INIT 0x10
-
#define B_EQ_REG_DV_MODE__A 0x1C1001E
#define B_EQ_REG_DV_MODE__W 4
#define B_EQ_REG_DV_MODE__M 0xF
#define B_EQ_REG_DV_MODE_CLP_IMA_ENA_CLP_IMA_DIS 0x0
#define B_EQ_REG_DV_MODE_CLP_IMA_ENA_CLP_IMA_ENA 0x8
-
#define B_EQ_REG_DV_POS_CLIP_DAT__A 0x1C1001F
#define B_EQ_REG_DV_POS_CLIP_DAT__W 16
#define B_EQ_REG_DV_POS_CLIP_DAT__M 0xFFFF
#define B_EQ_REG_SN_MODE_MODE_7_DYNAMIC 0x0
#define B_EQ_REG_SN_MODE_MODE_7_STATIC 0x80
-
#define B_EQ_REG_SN_PFIX__A 0x1C10029
#define B_EQ_REG_SN_PFIX__W 8
#define B_EQ_REG_SN_PFIX__M 0xFF
#define B_EQ_REG_SN_PFIX_INIT 0x0
-
#define B_EQ_REG_SN_CEGAIN__A 0x1C1002A
#define B_EQ_REG_SN_CEGAIN__W 8
#define B_EQ_REG_SN_CEGAIN__M 0xFF
#define B_EQ_REG_SN_CEGAIN_INIT 0x30
-
#define B_EQ_REG_SN_OFFSET__A 0x1C1002B
#define B_EQ_REG_SN_OFFSET__W 6
#define B_EQ_REG_SN_OFFSET__M 0x3F
#define B_EQ_REG_SN_OFFSET_INIT 0x39
-
#define B_EQ_REG_SN_NULLIFY__A 0x1C1002C
#define B_EQ_REG_SN_NULLIFY__W 6
#define B_EQ_REG_SN_NULLIFY__M 0x3F
#define B_EQ_REG_SN_NULLIFY_INIT 0x0
-
#define B_EQ_REG_SN_SQUASH__A 0x1C1002D
#define B_EQ_REG_SN_SQUASH__W 10
#define B_EQ_REG_SN_SQUASH__M 0x3FF
#define B_EQ_REG_SN_SQUASH_EXP__W 4
#define B_EQ_REG_SN_SQUASH_EXP__M 0x3C0
-
-
-
#define B_EQ_REG_RC_SEL_CAR__A 0x1C10032
#define B_EQ_REG_RC_SEL_CAR__W 8
#define B_EQ_REG_RC_SEL_CAR__M 0xFF
#define B_EQ_REG_RC_SEL_CAR_FFTMODE_2K 0x0
#define B_EQ_REG_RC_SEL_CAR_FFTMODE_8K 0x80
-
#define B_EQ_REG_RC_STS__A 0x1C10033
#define B_EQ_REG_RC_STS__W 14
#define B_EQ_REG_RC_STS__M 0x3FFF
#define B_EQ_REG_RC_STS_DRI_PRS_NO 0x0
#define B_EQ_REG_RC_STS_DRI_PRS_YES 0x2000
-
#define B_EQ_REG_OT_CONST__A 0x1C10046
#define B_EQ_REG_OT_CONST__W 2
#define B_EQ_REG_OT_CONST__M 0x3
#define B_EQ_REG_OT_CONST_INIT 0x2
-
#define B_EQ_REG_OT_ALPHA__A 0x1C10047
#define B_EQ_REG_OT_ALPHA__W 2
#define B_EQ_REG_OT_ALPHA__M 0x3
#define B_EQ_REG_OT_ALPHA_INIT 0x0
-
#define B_EQ_REG_OT_QNT_THRES0__A 0x1C10048
#define B_EQ_REG_OT_QNT_THRES0__W 5
#define B_EQ_REG_OT_QNT_THRES0__M 0x1F
#define B_EQ_REG_OT_QNT_THRES0_INIT 0x1E
-
#define B_EQ_REG_OT_QNT_THRES1__A 0x1C10049
#define B_EQ_REG_OT_QNT_THRES1__W 5
#define B_EQ_REG_OT_QNT_THRES1__M 0x1F
#define B_EQ_REG_OT_QNT_THRES1_INIT 0x1F
-
#define B_EQ_REG_OT_CSI_STEP__A 0x1C1004A
#define B_EQ_REG_OT_CSI_STEP__W 4
#define B_EQ_REG_OT_CSI_STEP__M 0xF
#define B_EQ_REG_OT_CSI_STEP_INIT 0x5
-
#define B_EQ_REG_OT_CSI_OFFSET__A 0x1C1004B
#define B_EQ_REG_OT_CSI_OFFSET__W 7
#define B_EQ_REG_OT_CSI_OFFSET__M 0x7F
#define B_EQ_REG_OT_CSI_OFFSET_INIT 0x5
-
#define B_EQ_REG_OT_CSI_GAIN__A 0x1C1004C
#define B_EQ_REG_OT_CSI_GAIN__W 8
#define B_EQ_REG_OT_CSI_GAIN__M 0xFF
#define B_EQ_REG_OT_CSI_GAIN_INIT 0x2B
-
#define B_EQ_REG_OT_CSI_MEAN__A 0x1C1004D
#define B_EQ_REG_OT_CSI_MEAN__W 7
#define B_EQ_REG_OT_CSI_MEAN__M 0x7F
#define B_EQ_REG_OT_CSI_VARIANCE__W 7
#define B_EQ_REG_OT_CSI_VARIANCE__M 0x7F
-
-
-
#define B_EQ_REG_TD_TPS_INIT__A 0x1C10050
#define B_EQ_REG_TD_TPS_INIT__W 1
#define B_EQ_REG_TD_TPS_INIT__M 0x1
#define B_EQ_REG_TD_TPS_INIT_POS 0x0
#define B_EQ_REG_TD_TPS_INIT_NEG 0x1
-
#define B_EQ_REG_TD_TPS_SYNC__A 0x1C10051
#define B_EQ_REG_TD_TPS_SYNC__W 16
#define B_EQ_REG_TD_TPS_SYNC__M 0xFFFF
#define B_EQ_REG_TD_TPS_SYNC_ODD 0x35EE
#define B_EQ_REG_TD_TPS_SYNC_EVEN 0xCA11
-
#define B_EQ_REG_TD_TPS_LEN__A 0x1C10052
#define B_EQ_REG_TD_TPS_LEN__W 6
#define B_EQ_REG_TD_TPS_LEN__M 0x3F
#define B_EQ_REG_TD_TPS_LEN_DEF 0x17
#define B_EQ_REG_TD_TPS_LEN_ID_SUP 0x1F
-
#define B_EQ_REG_TD_TPS_FRM_NMB__A 0x1C10053
#define B_EQ_REG_TD_TPS_FRM_NMB__W 2
#define B_EQ_REG_TD_TPS_FRM_NMB__M 0x3
#define B_EQ_REG_TD_TPS_FRM_NMB_3 0x2
#define B_EQ_REG_TD_TPS_FRM_NMB_4 0x3
-
#define B_EQ_REG_TD_TPS_CONST__A 0x1C10054
#define B_EQ_REG_TD_TPS_CONST__W 2
#define B_EQ_REG_TD_TPS_CONST__M 0x3
#define B_EQ_REG_TD_TPS_CONST_16QAM 0x1
#define B_EQ_REG_TD_TPS_CONST_64QAM 0x2
-
#define B_EQ_REG_TD_TPS_HINFO__A 0x1C10055
#define B_EQ_REG_TD_TPS_HINFO__W 3
#define B_EQ_REG_TD_TPS_HINFO__M 0x7
#define B_EQ_REG_TD_TPS_HINFO_H2 0x2
#define B_EQ_REG_TD_TPS_HINFO_H4 0x3
-
#define B_EQ_REG_TD_TPS_CODE_HP__A 0x1C10056
#define B_EQ_REG_TD_TPS_CODE_HP__W 3
#define B_EQ_REG_TD_TPS_CODE_HP__M 0x7
#define B_EQ_REG_TD_TPS_CODE_HP_5_6 0x3
#define B_EQ_REG_TD_TPS_CODE_HP_7_8 0x4
-
#define B_EQ_REG_TD_TPS_CODE_LP__A 0x1C10057
#define B_EQ_REG_TD_TPS_CODE_LP__W 3
#define B_EQ_REG_TD_TPS_CODE_LP__M 0x7
#define B_EQ_REG_TD_TPS_CODE_LP_5_6 0x3
#define B_EQ_REG_TD_TPS_CODE_LP_7_8 0x4
-
#define B_EQ_REG_TD_TPS_GUARD__A 0x1C10058
#define B_EQ_REG_TD_TPS_GUARD__W 2
#define B_EQ_REG_TD_TPS_GUARD__M 0x3
#define B_EQ_REG_TD_TPS_GUARD_08 0x2
#define B_EQ_REG_TD_TPS_GUARD_04 0x3
-
#define B_EQ_REG_TD_TPS_TR_MODE__A 0x1C10059
#define B_EQ_REG_TD_TPS_TR_MODE__W 2
#define B_EQ_REG_TD_TPS_TR_MODE__M 0x3
#define B_EQ_REG_TD_TPS_TR_MODE_2K 0x0
#define B_EQ_REG_TD_TPS_TR_MODE_8K 0x1
-
#define B_EQ_REG_TD_TPS_CELL_ID_HI__A 0x1C1005A
#define B_EQ_REG_TD_TPS_CELL_ID_HI__W 8
#define B_EQ_REG_TD_TPS_CELL_ID_HI__M 0xFF
#define B_EQ_REG_TD_TPS_CELL_ID_HI_INIT 0x0
-
#define B_EQ_REG_TD_TPS_CELL_ID_LO__A 0x1C1005B
#define B_EQ_REG_TD_TPS_CELL_ID_LO__W 8
#define B_EQ_REG_TD_TPS_CELL_ID_LO__M 0xFF
#define B_EQ_REG_TD_TPS_CELL_ID_LO_INIT 0x0
-
#define B_EQ_REG_TD_TPS_RSV__A 0x1C1005C
#define B_EQ_REG_TD_TPS_RSV__W 6
#define B_EQ_REG_TD_TPS_RSV__M 0x3F
#define B_EQ_REG_TD_TPS_RSV_INIT 0x0
-
#define B_EQ_REG_TD_TPS_BCH__A 0x1C1005D
#define B_EQ_REG_TD_TPS_BCH__W 14
#define B_EQ_REG_TD_TPS_BCH__M 0x3FFF
#define B_EQ_REG_TD_TPS_BCH_INIT 0x0
-
#define B_EQ_REG_TD_SQR_ERR_I__A 0x1C1005E
#define B_EQ_REG_TD_SQR_ERR_I__W 16
#define B_EQ_REG_TD_SQR_ERR_I__M 0xFFFF
#define B_EQ_REG_TD_SQR_ERR_I_INIT 0x0
-
#define B_EQ_REG_TD_SQR_ERR_Q__A 0x1C1005F
#define B_EQ_REG_TD_SQR_ERR_Q__W 16
#define B_EQ_REG_TD_SQR_ERR_Q__M 0xFFFF
#define B_EQ_REG_TD_SQR_ERR_Q_INIT 0x0
-
#define B_EQ_REG_TD_SQR_ERR_EXP__A 0x1C10060
#define B_EQ_REG_TD_SQR_ERR_EXP__W 4
#define B_EQ_REG_TD_SQR_ERR_EXP__M 0xF
#define B_EQ_REG_TD_SQR_ERR_EXP_INIT 0x0
-
#define B_EQ_REG_TD_REQ_SMB_CNT__A 0x1C10061
#define B_EQ_REG_TD_REQ_SMB_CNT__W 16
#define B_EQ_REG_TD_REQ_SMB_CNT__M 0xFFFF
#define B_EQ_REG_TD_REQ_SMB_CNT_INIT 0x200
-
#define B_EQ_REG_TD_TPS_PWR_OFS__A 0x1C10062
#define B_EQ_REG_TD_TPS_PWR_OFS__W 16
#define B_EQ_REG_TD_TPS_PWR_OFS__M 0xFFFF
#define B_EQ_REG_TD_TPS_PWR_OFS_INIT 0x19F
-
-
-
-
-
-
-
-
#define B_EC_COMM_EXEC__A 0x2000000
#define B_EC_COMM_EXEC__W 3
#define B_EC_COMM_EXEC__M 0x7
#define B_EC_COMM_INT_MSK__W 16
#define B_EC_COMM_INT_MSK__M 0xFFFF
-
-
-
-
#define B_EC_SB_SID 0x16
-
-
-
-
#define B_EC_SB_REG_COMM_EXEC__A 0x2010000
#define B_EC_SB_REG_COMM_EXEC__W 3
#define B_EC_SB_REG_COMM_EXEC__M 0x7
#define B_EC_SB_REG_COMM_MB_OBS_OFF 0x0
#define B_EC_SB_REG_COMM_MB_OBS_ON 0x2
-
#define B_EC_SB_REG_TR_MODE__A 0x2010010
#define B_EC_SB_REG_TR_MODE__W 1
#define B_EC_SB_REG_TR_MODE__M 0x1
#define B_EC_SB_REG_TR_MODE_8K 0x0
#define B_EC_SB_REG_TR_MODE_2K 0x1
-
#define B_EC_SB_REG_CONST__A 0x2010011
#define B_EC_SB_REG_CONST__W 2
#define B_EC_SB_REG_CONST__M 0x3
#define B_EC_SB_REG_CONST_16QAM 0x1
#define B_EC_SB_REG_CONST_64QAM 0x2
-
#define B_EC_SB_REG_ALPHA__A 0x2010012
#define B_EC_SB_REG_ALPHA__W 3
#define B_EC_SB_REG_ALPHA__M 0x7
#define B_EC_SB_REG_ALPHA_H4 0x3
-
#define B_EC_SB_REG_PRIOR__A 0x2010013
#define B_EC_SB_REG_PRIOR__W 1
#define B_EC_SB_REG_PRIOR__M 0x1
#define B_EC_SB_REG_PRIOR_HI 0x0
#define B_EC_SB_REG_PRIOR_LO 0x1
-
#define B_EC_SB_REG_CSI_HI__A 0x2010014
#define B_EC_SB_REG_CSI_HI__W 5
#define B_EC_SB_REG_CSI_HI__M 0x1F
#define B_EC_SB_REG_CSI_HI_MIN 0x0
#define B_EC_SB_REG_CSI_HI_TAG 0x0
-
#define B_EC_SB_REG_CSI_LO__A 0x2010015
#define B_EC_SB_REG_CSI_LO__W 5
#define B_EC_SB_REG_CSI_LO__M 0x1F
#define B_EC_SB_REG_CSI_LO_MIN 0x0
#define B_EC_SB_REG_CSI_LO_TAG 0x0
-
#define B_EC_SB_REG_SMB_TGL__A 0x2010016
#define B_EC_SB_REG_SMB_TGL__W 1
#define B_EC_SB_REG_SMB_TGL__M 0x1
#define B_EC_SB_REG_SMB_TGL_ON 0x1
#define B_EC_SB_REG_SMB_TGL_INIT 0x1
-
#define B_EC_SB_REG_SNR_HI__A 0x2010017
#define B_EC_SB_REG_SNR_HI__W 8
#define B_EC_SB_REG_SNR_HI__M 0xFF
#define B_EC_SB_REG_SNR_HI_MIN 0x0
#define B_EC_SB_REG_SNR_HI_TAG 0x0
-
#define B_EC_SB_REG_SNR_MID__A 0x2010018
#define B_EC_SB_REG_SNR_MID__W 8
#define B_EC_SB_REG_SNR_MID__M 0xFF
#define B_EC_SB_REG_SNR_MID_MIN 0x0
#define B_EC_SB_REG_SNR_MID_TAG 0x0
-
#define B_EC_SB_REG_SNR_LO__A 0x2010019
#define B_EC_SB_REG_SNR_LO__W 8
#define B_EC_SB_REG_SNR_LO__M 0xFF
#define B_EC_SB_REG_SNR_LO_MIN 0x0
#define B_EC_SB_REG_SNR_LO_TAG 0x0
-
#define B_EC_SB_REG_SCALE_MSB__A 0x201001A
#define B_EC_SB_REG_SCALE_MSB__W 6
#define B_EC_SB_REG_SCALE_MSB__M 0x3F
#define B_EC_SB_REG_SCALE_MSB_INIT 0x30
#define B_EC_SB_REG_SCALE_MSB_MAX 0x3F
-
#define B_EC_SB_REG_SCALE_BIT2__A 0x201001B
#define B_EC_SB_REG_SCALE_BIT2__W 6
#define B_EC_SB_REG_SCALE_BIT2__M 0x3F
#define B_EC_SB_REG_SCALE_BIT2_INIT 0xC
#define B_EC_SB_REG_SCALE_BIT2_MAX 0x3F
-
#define B_EC_SB_REG_SCALE_LSB__A 0x201001C
#define B_EC_SB_REG_SCALE_LSB__W 6
#define B_EC_SB_REG_SCALE_LSB__M 0x3F
#define B_EC_SB_REG_SCALE_LSB_INIT 0x3
#define B_EC_SB_REG_SCALE_LSB_MAX 0x3F
-
#define B_EC_SB_REG_CSI_OFS0__A 0x201001D
#define B_EC_SB_REG_CSI_OFS0__W 4
#define B_EC_SB_REG_CSI_OFS0__M 0xF
#define B_EC_SB_REG_CSI_OFS0_INIT 0x4
-
#define B_EC_SB_REG_CSI_OFS1__A 0x201001E
#define B_EC_SB_REG_CSI_OFS1__W 4
#define B_EC_SB_REG_CSI_OFS1__M 0xF
#define B_EC_SB_REG_CSI_OFS1_INIT 0x1
-
#define B_EC_SB_REG_CSI_OFS2__A 0x201001F
#define B_EC_SB_REG_CSI_OFS2__W 4
#define B_EC_SB_REG_CSI_OFS2__M 0xF
#define B_EC_SB_REG_CSI_OFS2_INIT 0x2
-
#define B_EC_SB_REG_MAX0__A 0x2010020
#define B_EC_SB_REG_MAX0__W 6
#define B_EC_SB_REG_MAX0__M 0x3F
#define B_EC_SB_REG_MAX0_INIT 0x3F
-
#define B_EC_SB_REG_MAX1__A 0x2010021
#define B_EC_SB_REG_MAX1__W 6
#define B_EC_SB_REG_MAX1__M 0x3F
#define B_EC_SB_REG_MAX1_INIT 0x3F
-
#define B_EC_SB_REG_MAX2__A 0x2010022
#define B_EC_SB_REG_MAX2__W 6
#define B_EC_SB_REG_MAX2__M 0x3F
#define B_EC_SB_REG_MAX2_INIT 0x3F
-
#define B_EC_SB_REG_CSI_DIS__A 0x2010023
#define B_EC_SB_REG_CSI_DIS__W 1
#define B_EC_SB_REG_CSI_DIS__M 0x1
#define B_EC_SB_REG_CSI_DIS_INIT 0x0
-
-
#define B_EC_SB_SD_RAM__A 0x2020000
-
-
#define B_EC_SB_BD0_RAM__A 0x2030000
-
-
#define B_EC_SB_BD1_RAM__A 0x2040000
-
-
-
-
#define B_EC_VD_SID 0x17
-
-
-
-
#define B_EC_VD_REG_COMM_EXEC__A 0x2090000
#define B_EC_VD_REG_COMM_EXEC__W 3
#define B_EC_VD_REG_COMM_EXEC__M 0x7
#define B_EC_VD_REG_COMM_INT_MSK_BER_RDY__W 1
#define B_EC_VD_REG_COMM_INT_MSK_BER_RDY__M 0x1
-
#define B_EC_VD_REG_FORCE__A 0x2090010
#define B_EC_VD_REG_FORCE__W 2
#define B_EC_VD_REG_FORCE__M 0x3
#define B_EC_VD_REG_FORCE_FORCED 0x2
#define B_EC_VD_REG_FORCE_FIXED 0x3
-
#define B_EC_VD_REG_SET_CODERATE__A 0x2090011
#define B_EC_VD_REG_SET_CODERATE__W 3
#define B_EC_VD_REG_SET_CODERATE__M 0x7
#define B_EC_VD_REG_SET_CODERATE_C5_6 0x3
#define B_EC_VD_REG_SET_CODERATE_C7_8 0x4
-
#define B_EC_VD_REG_REQ_SMB_CNT__A 0x2090012
#define B_EC_VD_REG_REQ_SMB_CNT__W 16
#define B_EC_VD_REG_REQ_SMB_CNT__M 0xFFFF
#define B_EC_VD_REG_REQ_SMB_CNT_INIT 0x1
-
#define B_EC_VD_REG_REQ_BIT_CNT__A 0x2090013
#define B_EC_VD_REG_REQ_BIT_CNT__W 16
#define B_EC_VD_REG_REQ_BIT_CNT__M 0xFFFF
#define B_EC_VD_REG_REQ_BIT_CNT_INIT 0xFFF
-
#define B_EC_VD_REG_RLK_ENA__A 0x2090014
#define B_EC_VD_REG_RLK_ENA__W 1
#define B_EC_VD_REG_RLK_ENA__M 0x1
#define B_EC_VD_REG_RLK_ENA_OFF 0x0
#define B_EC_VD_REG_RLK_ENA_ON 0x1
-
#define B_EC_VD_REG_VAL__A 0x2090015
#define B_EC_VD_REG_VAL__W 2
#define B_EC_VD_REG_VAL__M 0x3
#define B_EC_VD_REG_VAL_CODE 0x1
#define B_EC_VD_REG_VAL_CNT 0x2
-
#define B_EC_VD_REG_GET_CODERATE__A 0x2090016
#define B_EC_VD_REG_GET_CODERATE__W 3
#define B_EC_VD_REG_GET_CODERATE__M 0x7
#define B_EC_VD_REG_GET_CODERATE_C5_6 0x3
#define B_EC_VD_REG_GET_CODERATE_C7_8 0x4
-
#define B_EC_VD_REG_ERR_BIT_CNT__A 0x2090017
#define B_EC_VD_REG_ERR_BIT_CNT__W 16
#define B_EC_VD_REG_ERR_BIT_CNT__M 0xFFFF
#define B_EC_VD_REG_ERR_BIT_CNT_INIT 0xFFFF
-
#define B_EC_VD_REG_IN_BIT_CNT__A 0x2090018
#define B_EC_VD_REG_IN_BIT_CNT__W 16
#define B_EC_VD_REG_IN_BIT_CNT__M 0xFFFF
#define B_EC_VD_REG_IN_BIT_CNT_INIT 0x0
-
#define B_EC_VD_REG_STS__A 0x2090019
#define B_EC_VD_REG_STS__W 1
#define B_EC_VD_REG_STS__M 0x1
#define B_EC_VD_REG_STS_NO_LOCK 0x0
#define B_EC_VD_REG_STS_IN_LOCK 0x1
-
#define B_EC_VD_REG_RLK_CNT__A 0x209001A
#define B_EC_VD_REG_RLK_CNT__W 16
#define B_EC_VD_REG_RLK_CNT__M 0xFFFF
#define B_EC_VD_REG_RLK_CNT_INIT 0x0
-
-
#define B_EC_VD_TB0_RAM__A 0x20A0000
-
-
#define B_EC_VD_TB1_RAM__A 0x20B0000
-
-
#define B_EC_VD_TB2_RAM__A 0x20C0000
-
-
#define B_EC_VD_TB3_RAM__A 0x20D0000
-
-
#define B_EC_VD_RE_RAM__A 0x2100000
-
-
-
-
#define B_EC_OD_SID 0x18
-
-
-
-
-
#define B_EC_OD_REG_COMM_EXEC__A 0x2110000
#define B_EC_OD_REG_COMM_EXEC__W 3
#define B_EC_OD_REG_COMM_EXEC__M 0x7
#define B_EC_OD_REG_COMM_STATE_DI_LOCKED__W 1
#define B_EC_OD_REG_COMM_STATE_DI_LOCKED__M 0x1
-
#define B_EC_OD_REG_COMM_MB__A 0x2110002
#define B_EC_OD_REG_COMM_MB__W 3
#define B_EC_OD_REG_COMM_MB__M 0x7
#define B_EC_OD_REG_COMM_INT_STA_LOST_SYNC__W 1
#define B_EC_OD_REG_COMM_INT_STA_LOST_SYNC__M 0x2
-
#define B_EC_OD_REG_COMM_INT_MSK__A 0x2110008
#define B_EC_OD_REG_COMM_INT_MSK__W 2
#define B_EC_OD_REG_COMM_INT_MSK__M 0x3
#define B_EC_OD_REG_COMM_INT_MSK_LOST_SYNC__W 1
#define B_EC_OD_REG_COMM_INT_MSK_LOST_SYNC__M 0x2
-
#define B_EC_OD_REG_SYNC__A 0x2110664
#define B_EC_OD_REG_SYNC__W 12
#define B_EC_OD_REG_SYNC__M 0xFFF
#define B_EC_OD_REG_SYNC_OUT_SYNC__W 3
#define B_EC_OD_REG_SYNC_OUT_SYNC__M 0xE00
-
#define B_EC_OD_REG_NOSYNC__A 0x2110004
#define B_EC_OD_REG_NOSYNC__W 8
#define B_EC_OD_REG_NOSYNC__M 0xFF
-
-
#define B_EC_OD_DEINT_RAM__A 0x2120000
-
-
-
-
#define B_EC_RS_SID 0x19
-
-
-
-
#define B_EC_RS_REG_COMM_EXEC__A 0x2130000
#define B_EC_RS_REG_COMM_EXEC__W 3
#define B_EC_RS_REG_COMM_EXEC__M 0x7
#define B_EC_RS_REG_COMM_INT_MSK_BER_RDY__W 1
#define B_EC_RS_REG_COMM_INT_MSK_BER_RDY__M 0x1
-
#define B_EC_RS_REG_REQ_PCK_CNT__A 0x2130010
#define B_EC_RS_REG_REQ_PCK_CNT__W 16
#define B_EC_RS_REG_REQ_PCK_CNT__M 0xFFFF
#define B_EC_RS_REG_REQ_PCK_CNT_INIT 0x200
-
#define B_EC_RS_REG_VAL__A 0x2130011
#define B_EC_RS_REG_VAL__W 1
#define B_EC_RS_REG_VAL__M 0x1
#define B_EC_RS_REG_VAL_INIT 0x0
#define B_EC_RS_REG_VAL_PCK 0x1
-
#define B_EC_RS_REG_ERR_PCK_CNT__A 0x2130012
#define B_EC_RS_REG_ERR_PCK_CNT__W 16
#define B_EC_RS_REG_ERR_PCK_CNT__M 0xFFFF
#define B_EC_RS_REG_ERR_PCK_CNT_INIT 0xFFFF
-
#define B_EC_RS_REG_ERR_SMB_CNT__A 0x2130013
#define B_EC_RS_REG_ERR_SMB_CNT__W 16
#define B_EC_RS_REG_ERR_SMB_CNT__M 0xFFFF
#define B_EC_RS_REG_ERR_SMB_CNT_INIT 0xFFFF
-
#define B_EC_RS_REG_ERR_BIT_CNT__A 0x2130014
#define B_EC_RS_REG_ERR_BIT_CNT__W 16
#define B_EC_RS_REG_ERR_BIT_CNT__M 0xFFFF
#define B_EC_RS_REG_ERR_BIT_CNT_INIT 0xFFFF
-
#define B_EC_RS_REG_IN_PCK_CNT__A 0x2130015
#define B_EC_RS_REG_IN_PCK_CNT__W 16
#define B_EC_RS_REG_IN_PCK_CNT__M 0xFFFF
#define B_EC_RS_REG_IN_PCK_CNT_INIT 0x0
-
-
#define B_EC_RS_EC_RAM__A 0x2140000
-
-
-
-
#define B_EC_OC_SID 0x1A
-
-
-
-
-
#define B_EC_OC_REG_COMM_EXEC__A 0x2150000
#define B_EC_OC_REG_COMM_EXEC__W 3
#define B_EC_OC_REG_COMM_EXEC__M 0x7
#define B_EC_OC_REG_COMM_MB_OBS_OFF 0x0
#define B_EC_OC_REG_COMM_MB_OBS_ON 0x2
-
#define B_EC_OC_REG_COMM_SERVICE0__A 0x2150003
#define B_EC_OC_REG_COMM_SERVICE0__W 10
#define B_EC_OC_REG_COMM_SERVICE0__M 0x3FF
#define B_EC_OC_REG_COMM_INT_STA_PCK_ERR_UPD__W 1
#define B_EC_OC_REG_COMM_INT_STA_PCK_ERR_UPD__M 0x20
-
#define B_EC_OC_REG_COMM_INT_MSK__A 0x2150008
#define B_EC_OC_REG_COMM_INT_MSK__W 6
#define B_EC_OC_REG_COMM_INT_MSK__M 0x3F
#define B_EC_OC_REG_COMM_INT_MSK_PCK_ERR_UPD__W 1
#define B_EC_OC_REG_COMM_INT_MSK_PCK_ERR_UPD__M 0x20
-
#define B_EC_OC_REG_OC_MODE_LOP__A 0x2150010
#define B_EC_OC_REG_OC_MODE_LOP__W 16
#define B_EC_OC_REG_OC_MODE_LOP__M 0xFFFF
#define B_EC_OC_REG_OC_MODE_LOP_DER_ENA_ENABLE 0x0
#define B_EC_OC_REG_OC_MODE_LOP_DER_ENA_DISABLE 0x8000
-
#define B_EC_OC_REG_OC_MODE_HIP__A 0x2150011
#define B_EC_OC_REG_OC_MODE_HIP__W 15
#define B_EC_OC_REG_OC_MODE_HIP__M 0x7FFF
#define B_EC_OC_REG_OC_MODE_HIP_SNC_OFF_SEL_ZER 0x0
#define B_EC_OC_REG_OC_MODE_HIP_SNC_OFF_SEL_CLC 0x4000
-
#define B_EC_OC_REG_OC_MPG_SIO__A 0x2150012
#define B_EC_OC_REG_OC_MPG_SIO__W 12
#define B_EC_OC_REG_OC_MPG_SIO__M 0xFFF
#define B_EC_OC_REG_OC_MPG_SIO_MPG_SIO_11_OUTPUT 0x0
#define B_EC_OC_REG_OC_MPG_SIO_MPG_SIO_11_INPUT 0x800
-
#define B_EC_OC_REG_DTO_INC_LOP__A 0x2150014
#define B_EC_OC_REG_DTO_INC_LOP__W 16
#define B_EC_OC_REG_DTO_INC_LOP__M 0xFFFF
#define B_EC_OC_REG_DTO_INC_LOP_INIT 0x0
-
#define B_EC_OC_REG_DTO_INC_HIP__A 0x2150015
#define B_EC_OC_REG_DTO_INC_HIP__W 8
#define B_EC_OC_REG_DTO_INC_HIP__M 0xFF
#define B_EC_OC_REG_DTO_INC_HIP_INIT 0xC0
-
#define B_EC_OC_REG_SNC_ISC_LVL__A 0x2150016
#define B_EC_OC_REG_SNC_ISC_LVL__W 12
#define B_EC_OC_REG_SNC_ISC_LVL__M 0xFFF
#define B_EC_OC_REG_SNC_ISC_LVL_NSC__W 4
#define B_EC_OC_REG_SNC_ISC_LVL_NSC__M 0xF00
-
#define B_EC_OC_REG_SNC_NSC_LVL__A 0x2150017
#define B_EC_OC_REG_SNC_NSC_LVL__W 8
#define B_EC_OC_REG_SNC_NSC_LVL__M 0xFF
#define B_EC_OC_REG_SNC_NSC_LVL_INIT 0x0
-
#define B_EC_OC_REG_SNC_SNC_MODE__A 0x2150019
#define B_EC_OC_REG_SNC_SNC_MODE__W 2
#define B_EC_OC_REG_SNC_SNC_MODE__M 0x3
#define B_EC_OC_REG_SNC_SNC_MODE_TRACK 0x1
#define B_EC_OC_REG_SNC_SNC_MODE_LOCK 0x2
-
#define B_EC_OC_REG_SNC_PCK_NMB__A 0x215001A
#define B_EC_OC_REG_SNC_PCK_NMB__W 16
#define B_EC_OC_REG_SNC_PCK_NMB__M 0xFFFF
#define B_EC_OC_REG_TMD_TOP_MODE_SELECT_BOT_BOT 0x2
#define B_EC_OC_REG_TMD_TOP_MODE_SELECT_TOP_BOT 0x3
-
#define B_EC_OC_REG_TMD_TOP_CNT__A 0x215001E
#define B_EC_OC_REG_TMD_TOP_CNT__W 10
#define B_EC_OC_REG_TMD_TOP_CNT__M 0x3FF
#define B_EC_OC_REG_TMD_TOP_CNT_INIT 0x1F4
-
#define B_EC_OC_REG_TMD_HIL_MAR__A 0x215001F
#define B_EC_OC_REG_TMD_HIL_MAR__W 10
#define B_EC_OC_REG_TMD_HIL_MAR__M 0x3FF
#define B_EC_OC_REG_TMD_HIL_MAR_INIT 0x3C0
-
#define B_EC_OC_REG_TMD_LOL_MAR__A 0x2150020
#define B_EC_OC_REG_TMD_LOL_MAR__W 10
#define B_EC_OC_REG_TMD_LOL_MAR__M 0x3FF
#define B_EC_OC_REG_TMD_LOL_MAR_INIT 0x40
-
#define B_EC_OC_REG_TMD_CUR_CNT__A 0x2150021
#define B_EC_OC_REG_TMD_CUR_CNT__W 4
#define B_EC_OC_REG_TMD_CUR_CNT__M 0xF
#define B_EC_OC_REG_TMD_CUR_CNT_INIT 0x3
-
#define B_EC_OC_REG_TMD_IUR_CNT__A 0x2150022
#define B_EC_OC_REG_TMD_IUR_CNT__W 4
#define B_EC_OC_REG_TMD_IUR_CNT__M 0xF
#define B_EC_OC_REG_TMD_IUR_CNT_INIT 0x0
-
#define B_EC_OC_REG_AVR_ASH_CNT__A 0x2150023
#define B_EC_OC_REG_AVR_ASH_CNT__W 4
#define B_EC_OC_REG_AVR_ASH_CNT__M 0xF
#define B_EC_OC_REG_AVR_ASH_CNT_INIT 0x6
-
#define B_EC_OC_REG_AVR_BSH_CNT__A 0x2150024
#define B_EC_OC_REG_AVR_BSH_CNT__W 4
#define B_EC_OC_REG_AVR_BSH_CNT__M 0xF
#define B_EC_OC_REG_AVR_BSH_CNT_INIT 0x2
-
#define B_EC_OC_REG_AVR_AVE_LOP__A 0x2150025
#define B_EC_OC_REG_AVR_AVE_LOP__W 16
#define B_EC_OC_REG_AVR_AVE_LOP__M 0xFFFF
#define B_EC_OC_REG_RCN_MODE_MODE_2_ENABLE 0x4
#define B_EC_OC_REG_RCN_MODE_MODE_2_DISABLE 0x0
-
#define B_EC_OC_REG_RCN_CRA_LOP__A 0x2150028
#define B_EC_OC_REG_RCN_CRA_LOP__W 16
#define B_EC_OC_REG_RCN_CRA_LOP__M 0xFFFF
#define B_EC_OC_REG_RCN_CRA_LOP_INIT 0x0
-
#define B_EC_OC_REG_RCN_CRA_HIP__A 0x2150029
#define B_EC_OC_REG_RCN_CRA_HIP__W 8
#define B_EC_OC_REG_RCN_CRA_HIP__M 0xFF
#define B_EC_OC_REG_RCN_CRA_HIP_INIT 0xC0
-
#define B_EC_OC_REG_RCN_CST_LOP__A 0x215002A
#define B_EC_OC_REG_RCN_CST_LOP__W 16
#define B_EC_OC_REG_RCN_CST_LOP__M 0xFFFF
#define B_EC_OC_REG_RCN_CST_LOP_INIT 0x1000
-
#define B_EC_OC_REG_RCN_CST_HIP__A 0x215002B
#define B_EC_OC_REG_RCN_CST_HIP__W 8
#define B_EC_OC_REG_RCN_CST_HIP__M 0xFF
#define B_EC_OC_REG_RCN_CST_HIP_INIT 0x0
-
#define B_EC_OC_REG_RCN_SET_LVL__A 0x215002C
#define B_EC_OC_REG_RCN_SET_LVL__W 9
#define B_EC_OC_REG_RCN_SET_LVL__M 0x1FF
#define B_EC_OC_REG_RCN_SET_LVL_INIT 0x1FF
-
#define B_EC_OC_REG_RCN_GAI_LVL__A 0x215002D
#define B_EC_OC_REG_RCN_GAI_LVL__W 4
#define B_EC_OC_REG_RCN_GAI_LVL__M 0xF
#define B_EC_OC_REG_RCN_GAI_LVL_INIT 0xA
-
#define B_EC_OC_REG_RCN_DRA_LOP__A 0x215002E
#define B_EC_OC_REG_RCN_DRA_LOP__W 16
#define B_EC_OC_REG_RCN_DRA_LOP__M 0xFFFF
#define B_EC_OC_REG_RCN_CLP_LOP__M 0xFFFF
#define B_EC_OC_REG_RCN_CLP_LOP_INIT 0x0
-
#define B_EC_OC_REG_RCN_CLP_HIP__A 0x2150033
#define B_EC_OC_REG_RCN_CLP_HIP__W 8
#define B_EC_OC_REG_RCN_CLP_HIP__M 0xFF
#define B_EC_OC_REG_RCN_CLP_HIP_INIT 0xC0
-
#define B_EC_OC_REG_RCN_MAP_LOP__A 0x2150034
#define B_EC_OC_REG_RCN_MAP_LOP__W 16
#define B_EC_OC_REG_RCN_MAP_LOP__M 0xFFFF
#define B_EC_OC_REG_OCR_MPG_UOS_CLK_DISABLE 0x0
#define B_EC_OC_REG_OCR_MPG_UOS_CLK_ENABLE 0x800
-
#define B_EC_OC_REG_OCR_MPG_WRI__A 0x2150037
#define B_EC_OC_REG_OCR_MPG_WRI__W 12
#define B_EC_OC_REG_OCR_MPG_WRI__M 0xFFF
#define B_EC_OC_REG_OCR_MPG_WRI_CLK_DISABLE 0x0
#define B_EC_OC_REG_OCR_MPG_WRI_CLK_ENABLE 0x800
-
#define B_EC_OC_REG_OCR_MPG_USR_DAT__A 0x2150038
#define B_EC_OC_REG_OCR_MPG_USR_DAT__W 12
#define B_EC_OC_REG_OCR_MPG_USR_DAT__M 0xFFF
#define B_EC_OC_REG_OCR_MON_CNT__M 0x3FFF
#define B_EC_OC_REG_OCR_MON_CNT_INIT 0x0
-
#define B_EC_OC_REG_OCR_MON_RDX__A 0x215003D
#define B_EC_OC_REG_OCR_MON_RDX__W 1
#define B_EC_OC_REG_OCR_MON_RDX__M 0x1
#define B_EC_OC_REG_OCR_MON_RDX_INIT 0x0
-
#define B_EC_OC_REG_OCR_MON_RD0__A 0x215003E
#define B_EC_OC_REG_OCR_MON_RD0__W 10
#define B_EC_OC_REG_OCR_MON_RD0__M 0x3FF
#define B_EC_OC_REG_OCR_INV_MON__M 0xFFF
#define B_EC_OC_REG_OCR_INV_MON_INIT 0x0
-
#define B_EC_OC_REG_IPR_INV_MPG__A 0x2150045
#define B_EC_OC_REG_IPR_INV_MPG__W 12
#define B_EC_OC_REG_IPR_INV_MPG__M 0xFFF
#define B_EC_OC_REG_IPR_INV_MPG_INIT 0x0
-
#define B_EC_OC_REG_IPR_MSR_SNC__A 0x2150046
#define B_EC_OC_REG_IPR_MSR_SNC__W 6
#define B_EC_OC_REG_IPR_MSR_SNC__M 0x3F
#define B_EC_OC_REG_IPR_MSR_SNC_INIT 0x0
-
#define B_EC_OC_REG_DTO_CLKMODE__A 0x2150047
#define B_EC_OC_REG_DTO_CLKMODE__W 2
#define B_EC_OC_REG_DTO_CLKMODE__M 0x3
#define B_EC_OC_REG_DTO_CLKMODE_PAR_SER_SERIAL_MODE 0x0
#define B_EC_OC_REG_DTO_CLKMODE_PAR_SER_PARALLEL_MODE 0x2
-
#define B_EC_OC_REG_DTO_PER__A 0x2150048
#define B_EC_OC_REG_DTO_PER__W 8
#define B_EC_OC_REG_DTO_PER__M 0xFF
#define B_EC_OC_REG_DTO_PER_INIT 0x6
-
#define B_EC_OC_REG_DTO_BUR__A 0x2150049
#define B_EC_OC_REG_DTO_BUR__W 2
#define B_EC_OC_REG_DTO_BUR__M 0x3
#define B_EC_OC_REG_DTO_BUR_SELECT_204 0x2
#define B_EC_OC_REG_DTO_BUR_SELECT_47 0x3
-
#define B_EC_OC_REG_RCR_CLKMODE__A 0x215004A
#define B_EC_OC_REG_RCR_CLKMODE__W 3
#define B_EC_OC_REG_RCR_CLKMODE__M 0x7
#define B_EC_OC_REG_RCR_CLKMODE_FEEDBACKLOOP_SELECT_SELECT_FIFO 0x0
#define B_EC_OC_REG_RCR_CLKMODE_FEEDBACKLOOP_SELECT_SELECT_FEEDBACKLOOP 0x4
-
-
#define B_EC_OC_RAM__A 0x2160000
-
-
-
-
#define B_CC_SID 0x1B
-
-
-
-
#define B_CC_COMM_EXEC__A 0x2400000
#define B_CC_COMM_EXEC__W 3
#define B_CC_COMM_EXEC__M 0x7
#define B_CC_COMM_INT_MSK__W 16
#define B_CC_COMM_INT_MSK__M 0xFFFF
-
-
-
-
-
-
#define B_CC_REG_COMM_EXEC__A 0x2410000
#define B_CC_REG_COMM_EXEC__W 3
#define B_CC_REG_COMM_EXEC__M 0x7
#define B_CC_REG_OSC_MODE_M20 0x1
#define B_CC_REG_OSC_MODE_M48 0x2
-
#define B_CC_REG_PLL_MODE__A 0x2410011
#define B_CC_REG_PLL_MODE__W 6
#define B_CC_REG_PLL_MODE__M 0x3F
#define B_CC_REG_PLL_MODE_OUT_EN_OFF 0x0
#define B_CC_REG_PLL_MODE_OUT_EN_ON 0x20
-
#define B_CC_REG_REF_DIVIDE__A 0x2410012
#define B_CC_REG_REF_DIVIDE__W 4
#define B_CC_REG_REF_DIVIDE__M 0xF
#define B_CC_REG_REF_DIVIDE_D09 0x9
#define B_CC_REG_REF_DIVIDE_D10 0xA
-
#define B_CC_REG_REF_DELAY__A 0x2410013
#define B_CC_REG_REF_DELAY__W 3
#define B_CC_REG_REF_DELAY__M 0x7
#define B_CC_REG_REF_DELAY_DELAY_DEL_6 0x4
#define B_CC_REG_REF_DELAY_DELAY_DEL_9 0x6
-
#define B_CC_REG_CLK_DELAY__A 0x2410014
#define B_CC_REG_CLK_DELAY__W 5
#define B_CC_REG_CLK_DELAY__M 0x1F
#define B_CC_REG_CLK_DELAY_EDGE_POS 0x0
#define B_CC_REG_CLK_DELAY_EDGE_NEG 0x10
-
#define B_CC_REG_PWD_MODE__A 0x2410015
#define B_CC_REG_PWD_MODE__W 2
#define B_CC_REG_PWD_MODE__M 0x3
#define B_CC_REG_PWD_MODE_DOWN_PLL 0x2
#define B_CC_REG_PWD_MODE_DOWN_OSC 0x3
-
#define B_CC_REG_SOFT_RST__A 0x2410016
#define B_CC_REG_SOFT_RST__W 2
#define B_CC_REG_SOFT_RST__M 0x3
#define B_CC_REG_SOFT_RST_OSC__W 1
#define B_CC_REG_SOFT_RST_OSC__M 0x2
-
#define B_CC_REG_UPDATE__A 0x2410017
#define B_CC_REG_UPDATE__W 16
#define B_CC_REG_UPDATE__M 0xFFFF
#define B_CC_REG_UPDATE_KEY 0x3973
-
#define B_CC_REG_PLL_LOCK__A 0x2410018
#define B_CC_REG_PLL_LOCK__W 1
#define B_CC_REG_PLL_LOCK__M 0x1
#define B_CC_REG_PLL_LOCK_LOCK 0x1
-
#define B_CC_REG_JTAGID_L__A 0x2410019
#define B_CC_REG_JTAGID_L__W 16
#define B_CC_REG_JTAGID_L__M 0xFFFF
#define B_CC_REG_JTAGID_L_INIT 0x0
-
#define B_CC_REG_JTAGID_H__A 0x241001A
#define B_CC_REG_JTAGID_H__W 16
#define B_CC_REG_JTAGID_H__M 0xFFFF
#define B_CC_REG_JTAGID_H_INIT 0x0
-
#define B_CC_REG_DIVERSITY__A 0x241001B
#define B_CC_REG_DIVERSITY__W 1
#define B_CC_REG_DIVERSITY__M 0x1
#define B_CC_REG_DIVERSITY_INIT 0x0
-
#define B_CC_REG_BACKUP3V__A 0x241001C
#define B_CC_REG_BACKUP3V__W 1
#define B_CC_REG_BACKUP3V__M 0x1
#define B_CC_REG_BACKUP3V_INIT 0x0
-
#define B_CC_REG_DRV_IO__A 0x241001D
#define B_CC_REG_DRV_IO__W 3
#define B_CC_REG_DRV_IO__M 0x7
#define B_CC_REG_DRV_IO_INIT 0x2
-
#define B_CC_REG_DRV_MPG__A 0x241001E
#define B_CC_REG_DRV_MPG__W 3
#define B_CC_REG_DRV_MPG__M 0x7
#define B_CC_REG_DRV_MPG_INIT 0x2
-
#define B_CC_REG_DRV_I2C1__A 0x241001F
#define B_CC_REG_DRV_I2C1__W 3
#define B_CC_REG_DRV_I2C1__M 0x7
#define B_CC_REG_DRV_I2C1_INIT 0x2
-
#define B_CC_REG_DRV_I2C2__A 0x2410020
#define B_CC_REG_DRV_I2C2__W 1
#define B_CC_REG_DRV_I2C2__M 0x1
#define B_CC_REG_DRV_I2C2_INIT 0x0
-
-
-
-
#define B_LC_SID 0x1C
-
-
-
-
#define B_LC_COMM_EXEC__A 0x2800000
#define B_LC_COMM_EXEC__W 3
#define B_LC_COMM_EXEC__M 0x7
#define B_LC_COMM_INT_MSK__W 16
#define B_LC_COMM_INT_MSK__M 0xFFFF
-
-
-
-
-
#define B_LC_CT_REG_COMM_EXEC__A 0x2810000
#define B_LC_CT_REG_COMM_EXEC__W 3
#define B_LC_CT_REG_COMM_EXEC__M 0x7
#define B_LC_CT_REG_COMM_EXEC_CTL_HOLD 0x2
#define B_LC_CT_REG_COMM_EXEC_CTL_STEP 0x3
-
#define B_LC_CT_REG_COMM_STATE__A 0x2810001
#define B_LC_CT_REG_COMM_STATE__W 10
#define B_LC_CT_REG_COMM_STATE__M 0x3FF
#define B_LC_CT_REG_COMM_SERVICE1_LC__W 1
#define B_LC_CT_REG_COMM_SERVICE1_LC__M 0x1000
-
#define B_LC_CT_REG_COMM_INT_STA__A 0x2810007
#define B_LC_CT_REG_COMM_INT_STA__W 1
#define B_LC_CT_REG_COMM_INT_STA__M 0x1
#define B_LC_CT_REG_COMM_INT_STA_REQUEST__W 1
#define B_LC_CT_REG_COMM_INT_STA_REQUEST__M 0x1
-
#define B_LC_CT_REG_COMM_INT_MSK__A 0x2810008
#define B_LC_CT_REG_COMM_INT_MSK__W 1
#define B_LC_CT_REG_COMM_INT_MSK__M 0x1
#define B_LC_CT_REG_COMM_INT_MSK_REQUEST__W 1
#define B_LC_CT_REG_COMM_INT_MSK_REQUEST__M 0x1
-
-
-
#define B_LC_CT_REG_CTL_STK__AX 0x2810010
#define B_LC_CT_REG_CTL_STK__XSZ 4
#define B_LC_CT_REG_CTL_STK__W 10
#define B_LC_CT_REG_CTL_BPT__W 10
#define B_LC_CT_REG_CTL_BPT__M 0x3FF
-
-
-
-
#define B_LC_RA_RAM_PROC_DELAY_IF__A 0x2820006
#define B_LC_RA_RAM_PROC_DELAY_IF__W 16
#define B_LC_RA_RAM_PROC_DELAY_IF__M 0xFFFF
#define B_LC_RA_RAM_ADJUST_DELAY__W 16
#define B_LC_RA_RAM_ADJUST_DELAY__M 0xFFFF
-
-
-
-
#define B_LC_RA_RAM_PIPE_CP_PHASE_0__A 0x2820028
#define B_LC_RA_RAM_PIPE_CP_PHASE_0__W 16
#define B_LC_RA_RAM_PIPE_CP_PHASE_0__M 0xFFFF
#define B_LC_RA_RAM_PIPE_CP_PHASE_RZ__W 16
#define B_LC_RA_RAM_PIPE_CP_PHASE_RZ__M 0xFFFF
-
-
#define B_LC_RA_RAM_PIPE_CP_CRMM_0__A 0x2820030
#define B_LC_RA_RAM_PIPE_CP_CRMM_0__W 16
#define B_LC_RA_RAM_PIPE_CP_CRMM_0__M 0xFFFF
#define B_LC_RA_RAM_PIPE_CP_CRMM_RZ__W 16
#define B_LC_RA_RAM_PIPE_CP_CRMM_RZ__M 0xFFFF
-
-
#define B_LC_RA_RAM_PIPE_CP_SRMM_0__A 0x2820038
#define B_LC_RA_RAM_PIPE_CP_SRMM_0__W 16
#define B_LC_RA_RAM_PIPE_CP_SRMM_0__M 0xFFFF
#define B_LC_RA_RAM_PIPE_CP_SRMM_RZ__W 16
#define B_LC_RA_RAM_PIPE_CP_SRMM_RZ__M 0xFFFF
-
-
-
-
#define B_LC_RA_RAM_FILTER_CRMM_A__A 0x2820060
#define B_LC_RA_RAM_FILTER_CRMM_A__W 16
#define B_LC_RA_RAM_FILTER_CRMM_A__M 0xFFFF
#define B_LC_RA_RAM_FILTER_CRMM_TMP__W 16
#define B_LC_RA_RAM_FILTER_CRMM_TMP__M 0xFFFF
-
-
#define B_LC_RA_RAM_FILTER_SRMM_A__A 0x2820068
#define B_LC_RA_RAM_FILTER_SRMM_A__W 16
#define B_LC_RA_RAM_FILTER_SRMM_A__M 0xFFFF
#define B_LC_RA_RAM_FILTER_SRMM_TMP__W 16
#define B_LC_RA_RAM_FILTER_SRMM_TMP__M 0xFFFF
-
-
#define B_LC_RA_RAM_FILTER_PHASE_A__A 0x2820070
#define B_LC_RA_RAM_FILTER_PHASE_A__W 16
#define B_LC_RA_RAM_FILTER_PHASE_A__M 0xFFFF
#define B_LC_RA_RAM_FILTER_PHASE_TMP__W 16
#define B_LC_RA_RAM_FILTER_PHASE_TMP__M 0xFFFF
-
-
#define B_LC_RA_RAM_FILTER_DELAY_A__A 0x2820078
#define B_LC_RA_RAM_FILTER_DELAY_A__W 16
#define B_LC_RA_RAM_FILTER_DELAY_A__M 0xFFFF
#define B_LC_RA_RAM_FILTER_DELAY_TMP__W 16
#define B_LC_RA_RAM_FILTER_DELAY_TMP__M 0xFFFF
-
-
-
-
-
#define B_LC_IF_RAM_TRP_BPT0__AX 0x2830000
#define B_LC_IF_RAM_TRP_BPT0__XSZ 2
#define B_LC_IF_RAM_TRP_BPT0__W 12
#define B_LC_IF_RAM_TRP_WARM__W 12
#define B_LC_IF_RAM_TRP_WARM__M 0xFFF
-#ifdef __cplusplus
-}
#endif
-
-#endif
-
-
projects / openwrt / staging / blogic.git / commitdiff