projects
/
openwrt
/
staging
/
blogic.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
dcda7e4
)
[ARM] 4127/1: Flush the prefetch buffer after changing the DACR
author
Catalin Marinas
<catalin.marinas@arm.com>
Mon, 5 Feb 2007 13:47:46 +0000
(14:47 +0100)
committer
Russell King
<rmk+kernel@arm.linux.org.uk>
Thu, 8 Feb 2007 14:49:18 +0000
(14:49 +0000)
The ARM Architecture Reference Manual specifies that a prefetch flush
is needed after changing the DACR register (chapter B2.7.6).
Signed-off-by: Catalin Marinas <catalin.marinas@arm.com>
Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
include/asm-arm/domain.h
patch
|
blob
|
history
diff --git
a/include/asm-arm/domain.h
b/include/asm-arm/domain.h
index 4c2885abbe6c950f04d06c6345bb6358f591421b..3c12a7625304d24d19bcb9e469c5b5bbcca8faef 100644
(file)
--- a/
include/asm-arm/domain.h
+++ b/
include/asm-arm/domain.h
@@
-57,6
+57,7
@@
__asm__ __volatile__( \
"mcr p15, 0, %0, c3, c0 @ set domain" \
: : "r" (x)); \
+ isb(); \
} while (0)
#define modify_domain(dom,type) \