projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 9d38637) | patch
media: v4l2-fwnode: The first default data lane is 0 on C-PHY
authorSakari Ailus <sakari.ailus@linux.intel.com>
Sat, 2 Mar 2019 15:23:12 +0000 (10:23 -0500)
committerMauro Carvalho Chehab <mchehab+samsung@kernel.org>
Wed, 20 Mar 2019 10:35:20 +0000 (06:35 -0400)
commitfff35d45e16fae125c6000cb87e254cb634ac7fb
tree9f88a31a2923ed9bb53bcf0be43a0ebfe8ca7499tree | snapshot
parent9d3863736a267068a0ae67c6695af8770ef330b7commit | diff
media: v4l2-fwnode: The first default data lane is 0 on C-PHY

C-PHY has no clock lanes. Therefore the first data lane is 0 by default.

Fixes: edc6d56c2e7e ("media: v4l: fwnode: Support parsing of CSI-2 C-PHY endpoints")
Signed-off-by: Sakari Ailus <sakari.ailus@linux.intel.com>
Signed-off-by: Mauro Carvalho Chehab <mchehab+samsung@kernel.org>
drivers/media/v4l2-core/v4l2-fwnode.c diff | blob | history
John Crispins staging tree