projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 9115b4d) | patch
spi: sh-msiof: Add reset of registers before starting transfer
authorGeert Uytterhoeven <geert+renesas@glider.be>
Tue, 2 Apr 2019 14:40:23 +0000 (16:40 +0200)
committerMark Brown <broonie@kernel.org>
Wed, 3 Apr 2019 04:32:27 +0000 (11:32 +0700)
commitfedd6940682afeddb22bfd855d8eaf527bcc473a
treea7746b55c43ed9b351303d9c16c06646793e0986tree | snapshot
parent9115b4d89b213dc73fd35844e0199b1763f751d6commit | diff
spi: sh-msiof: Add reset of registers before starting transfer

In accordance with hardware specification Ver 1.0, reset register
transmission / reception setting before transfer.

Signed-off-by: Hiromitsu Yamasaki <hiromitsu.yamasaki.ym@renesas.com>
[geert: Use readl_poll_timeout_atomic()]
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
Reviewed-by: Wolfram Sang <wsa+renesas@sang-engineering.com>
Signed-off-by: Mark Brown <broonie@kernel.org>
drivers/spi/spi-sh-msiof.c diff | blob | history
John Crispins staging tree