projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 8d9ddbc) | patch
drm/i915: enable and disable PIPE_CLK_SEL at the right time
authorPaulo Zanoni <paulo.r.zanoni@intel.com>
Fri, 5 Oct 2012 15:05:54 +0000 (12:05 -0300)
committerDaniel Vetter <daniel.vetter@ffwll.ch>
Wed, 10 Oct 2012 13:48:16 +0000 (15:48 +0200)
commitfc914639b12054c930fe75a2ff4221311699e9c2
tree6939d0f1dc182f6539d788e291bd0e92f81c3522tree | snapshot
parent8d9ddbcbd0e3fc9368a5972346dc726493d31c9ccommit | diff
drm/i915: enable and disable PIPE_CLK_SEL at the right time

Previously we were enabling it at mode_set but never disabling. Let's
follow the mode set sequence.

Signed-off-by: Paulo Zanoni <paulo.r.zanoni@intel.com>
Reviewed-by: Damien Lespiau <damien.lespiau@intel.com>
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
drivers/gpu/drm/i915/intel_ddi.c diff | blob | history
drivers/gpu/drm/i915/intel_display.c diff | blob | history
drivers/gpu/drm/i915/intel_drv.h diff | blob | history
John Crispins staging tree