projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 253f9f4) | patch
dmaengine: zx: set DMA_CYCLIC cap_mask bit
authorShawn Guo <shawn.guo@linaro.org>
Thu, 15 Dec 2016 14:03:36 +0000 (22:03 +0800)
committerVinod Koul <vinod.koul@intel.com>
Mon, 2 Jan 2017 05:23:48 +0000 (10:53 +0530)
commitfc318d64f3d91e15babac00e08354b1beb650b57
treedc3445eb38b6f3e83e8765a498b6b4d6a204cc6btree | snapshot
parent253f9f4412e0113fd83471e9a3b1aa9f85ce87c3commit | diff
dmaengine: zx: set DMA_CYCLIC cap_mask bit

The zx_dma driver supports cyclic transfer mode.  Let's set DMA_CYCLIC
cap_mask bit to make that clear, and avoid unnecessary failure when
clients request channel via dma_request_chan_by_mask() with DMA_CYCLIC
bit set in mask.

Signed-off-by: Shawn Guo <shawn.guo@linaro.org>
Reviewed-by: Jun Nie <jun.nie@linaro.org>
Signed-off-by: Vinod Koul <vinod.koul@intel.com>
drivers/dma/zx_dma.c diff | blob | history
John Crispins staging tree