projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 57d2316) | patch
powerpc: Add DSCR FSCR register bit definition
authorMichael Neuling <mikey@neuling.org>
Mon, 4 Mar 2013 19:45:51 +0000 (19:45 +0000)
committerBenjamin Herrenschmidt <benh@kernel.crashing.org>
Tue, 5 Mar 2013 05:56:30 +0000 (16:56 +1100)
commitfa759e9b0984748cf626aac59bca60bdab42c644
tree62ffce01d34b73541c4a817b1b015144df9951d9tree | snapshot
parent57d231678ace658b3a73a0d144cfebbd4257bc0ecommit | diff
powerpc: Add DSCR FSCR register bit definition

This sets the DSCR (Data Stream Control Register) in the FSCR (Facility Status
& Control Register).

Also harmonise TAR (Target Address Register) FSCR bit definition too.

Signed-off-by: Michael Neuling <mikey@neuling.org>
Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
arch/powerpc/include/asm/reg.h diff | blob | history
John Crispins staging tree