projects / openwrt / staging / 981213.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: faa5f17) | patch
mediatek: mt7988: fix clk for 2nd PCIe port
authorDaniel Golle <daniel@makrotopia.org>
Mon, 11 Mar 2024 18:32:38 +0000 (18:32 +0000)
committerDaniel Golle <daniel@makrotopia.org>
Mon, 11 Mar 2024 19:14:14 +0000 (19:14 +0000)
commitecc9d0195b2411bd38c5deae38f255026c20c970
treedbc6183dafa61e615a5a75cf4d01320470c6b487tree | snapshot
parentfaa5f17fe2d45a95049b202c2de0aeeb0c9a64dbcommit | diff
mediatek: mt7988: fix clk for 2nd PCIe port

Due to what seems to be an undocumented oddity in MediaTek's MT7988
SoC design the CLK_INFRA_PCIE_PERI_26M_CK_P2 clock requires
CLK_INFRA_PCIE_PERI_26M_CK_P3 to be enabled.

This currently leads to PCIe port 2 not working in Linux.

Reflect the apparent relationship in the clk driver to make sure PCIe
port 2 of the MT7988 SoC works.

Signed-off-by: Daniel Golle <daniel@makrotopia.org>
target/linux/mediatek/patches-6.1/252-clk-mediatek-mt7988-infracfg-fix-clocks-for-2nd-PCIe.patch [new file with mode: 0644] blob
Staging tree of Chuanhong Guo