projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 37e1244) | patch
mlxsw: reg: Update module_type values in PMTM register and map them to width
authorJiri Pirko <jiri@mellanox.com>
Thu, 27 Feb 2020 19:59:26 +0000 (20:59 +0100)
committerDavid S. Miller <davem@davemloft.net>
Thu, 27 Feb 2020 20:08:46 +0000 (12:08 -0800)
commitec4a514a6870ee3a83fb8788635cf871ee32e665
tree3bf0a45f0a201c72dab73d2de2b30859fb2bcf09tree | snapshot
parent37e1244a79fd248ed31281259b478bc945b7bd4bcommit | diff
mlxsw: reg: Update module_type values in PMTM register and map them to width

There are couple new values that PMTM register can return
in module_type field. Add them and map them to module width in
mlxsw_core_module_max_width(). Fix the existing names on the way.

Signed-off-by: Jiri Pirko <jiri@mellanox.com>
Signed-off-by: David S. Miller <davem@davemloft.net>
drivers/net/ethernet/mellanox/mlxsw/core.c diff | blob | history
drivers/net/ethernet/mellanox/mlxsw/reg.h diff | blob | history
John Crispins staging tree