projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 87353d8) | patch
[MIPS] Use real cache invalidate
authorThomas Bogendoerfer <tsbogend@alpha.franken.de>
Mon, 26 Nov 2007 22:40:01 +0000 (23:40 +0100)
committerRalf Baechle <ralf@linux-mips.org>
Tue, 29 Jan 2008 10:14:57 +0000 (10:14 +0000)
commite9c33572a92aa2ee565da5136745ea304ac23d9a
treec2a56008c9205540438352363fbcfea593019741tree | snapshot
parent87353d8ac39c52784da605ecbe965ecdfad609adcommit | diff
[MIPS] Use real cache invalidate

R10k non coherent machines need a real dma cache invalidate to get rid of
speculative stores in cache.  For other machines this promises a slight
speedup.

Signed-off-by: Thomas Bogendoerfer <tsbogend@alpha.franken.de>
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
arch/mips/mm/c-r4k.c diff | blob | history
include/asm-mips/r4kcache.h diff | blob | history
John Crispins staging tree