projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 60cc43f) | patch
reset: uniphier: fix USB clock line for LD20
authorMasahiro Yamada <yamada.masahiro@socionext.com>
Thu, 12 Apr 2018 02:16:10 +0000 (11:16 +0900)
committerPhilipp Zabel <p.zabel@pengutronix.de>
Fri, 27 Apr 2018 09:51:12 +0000 (11:51 +0200)
commite6914365fd280fce303a89b8a8d4529af5a2e0f9
tree7d312144a03808209b8f67aa4bc24d3da3d7466etree | snapshot
parent60cc43fc888428bb2f18f08997432d426a243338commit | diff
reset: uniphier: fix USB clock line for LD20

For LD20, the bit 5 of the offset 0x200c turned out to be a USB3
reset.  The hardware document says it is the GIO reset despite LD20
has no GIO bus, confusingly.

Also, fix confusing comments for PXs3.

Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com>
Signed-off-by: Philipp Zabel <p.zabel@pengutronix.de>
drivers/reset/reset-uniphier.c diff | blob | history
John Crispins staging tree