projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 2570fe2) | patch
drm/vc4: Fix DSI T_INIT timing.
authorEric Anholt <eric@anholt.net>
Tue, 27 Jun 2017 19:58:32 +0000 (12:58 -0700)
committerEric Anholt <eric@anholt.net>
Fri, 14 Jul 2017 21:09:43 +0000 (14:09 -0700)
commite65d51126f89a0d67ee6c5df58363730b1410ab5
tree7aacfc9250f9131fcfdcd4b16391c2dad41aa57etree | snapshot
parent2570fe2586254ff174c2ba5a20dabbde707dbb9bcommit | diff
drm/vc4: Fix DSI T_INIT timing.

The DPHY spec requires a much larger T_INIT than I was specifying
before.  In the absence of clear specs from the slave of what their
timing is, just use the value that the firmware was using.

Signed-off-by: Eric Anholt <eric@anholt.net>
Link: http://patchwork.freedesktop.org/patch/msgid/20170627195839.3338-2-eric@anholt.net
Reviewed-by: Andrzej Hajda <a.hajda@samsung.com>
drivers/gpu/drm/vc4/vc4_dsi.c diff | blob | history
John Crispins staging tree