projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: a188339) | patch
clk: meson: fix MPLL 50M binding id typo
authorJerome Brunet <jbrunet@baylibre.com>
Sun, 12 May 2019 20:57:43 +0000 (22:57 +0200)
committerJerome Brunet <jbrunet@baylibre.com>
Mon, 20 May 2019 10:05:46 +0000 (12:05 +0200)
commite63b063ecd248ad9f54a961ddf2a6d97da944456
tree2732b16bb2fb492d303e077f460849d8ea26d0e4tree | snapshot
parenta188339ca5a396acc588e5851ed7e19f66b0ebd9commit | diff
clk: meson: fix MPLL 50M binding id typo

MPLL_5OM (the capital letter o) should indeed be MPLL_50M (the number)
Fix this before it gets used.

Fixes: 25db146aa726 ("dt-bindings: clk: meson: add g12a periph clock controller bindings")
Reported-by: Martin Blumenstingl <martin.blumenstingl@googlemail.com>
Acked-by: Neil Armstrong <narmstrong@baylibre.com>
Reviewed-by: Martin Blumenstingl <martin.blumenstingl@googlemail.com>
Signed-off-by: Jerome Brunet <jbrunet@baylibre.com>
drivers/clk/meson/g12a.c diff | blob | history
drivers/clk/meson/g12a.h diff | blob | history
include/dt-bindings/clock/g12a-clkc.h diff | blob | history
John Crispins staging tree