projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: fff888c) | patch
[media] smiapp-pll: Unify OP and VT PLL structs
authorSakari Ailus <sakari.ailus@linux.intel.com>
Tue, 16 Sep 2014 12:07:11 +0000 (09:07 -0300)
committerMauro Carvalho Chehab <mchehab@osg.samsung.com>
Tue, 28 Oct 2014 15:35:48 +0000 (13:35 -0200)
commite3f8bc8c6ecd0bcb7b4d413332b068ebbbcc31ee
tree8b5d8304390dae5a510623df7df0446e94f6dc54tree | snapshot
parentfff888c711764177a25a746d99a20e0549c54e3ecommit | diff
[media] smiapp-pll: Unify OP and VT PLL structs

Uniform representation for VT and OP clocks. This is preparation for
calculating the VT clocks using the OP clock code.

Signed-off-by: Sakari Ailus <sakari.ailus@linux.intel.com>
Acked-by: Laurent Pinchart <laurent.pinchart@ideasonboard.com>
Signed-off-by: Mauro Carvalho Chehab <mchehab@osg.samsung.com>
drivers/media/i2c/smiapp-pll.c diff | blob | history
drivers/media/i2c/smiapp-pll.h diff | blob | history
drivers/media/i2c/smiapp/smiapp-core.c diff | blob | history
John Crispins staging tree