projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 23e6b2d) | patch
net: axienet: Use standard IO accessors
authorRobert Hancock <hancock@sedsystems.ca>
Thu, 6 Jun 2019 22:28:06 +0000 (16:28 -0600)
committerDavid S. Miller <davem@davemloft.net>
Thu, 6 Jun 2019 23:24:29 +0000 (16:24 -0700)
commitd85f5f3e4eb38300642d2b54c5740b351c0bdcc5
tree0457f770cfd480d8f9bffe8e015400c4060df846tree | snapshot
parent23e6b2dc93630b60a6c33bd2a1289686bc33e272commit | diff
net: axienet: Use standard IO accessors

This driver was using in_be32 and out_be32 IO accessors which do not
exist on most platforms. Also, the use of big-endian accessors does not
seem correct as this hardware is accessed over an AXI bus which, to the
extent it has an endian-ness, is little-endian. Switch to standard
ioread32/iowrite32 accessors.

Signed-off-by: Robert Hancock <hancock@sedsystems.ca>
Signed-off-by: David S. Miller <davem@davemloft.net>
drivers/net/ethernet/xilinx/xilinx_axienet.h diff | blob | history
drivers/net/ethernet/xilinx/xilinx_axienet_main.c diff | blob | history
John Crispins staging tree