projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: ee4a6ce) | patch
ASoC: Intel: Add macros for SST shim register bits.
authorLiam Girdwood <liam.r.girdwood@linux.intel.com>
Wed, 30 Jul 2014 12:08:18 +0000 (20:08 +0800)
committerMark Brown <broonie@linaro.org>
Wed, 30 Jul 2014 12:16:58 +0000 (13:16 +0100)
commitd7d7d1eda0a2baaa4f6e02f0d58e81ea71dcbea2
treedafcc2c08509c8d3212e2ca3c77463f388141183tree | snapshot
parentee4a6ce6cd74a9eace247656c5b109f31c73ab8dcommit | diff
ASoC: Intel: Add macros for SST shim register bits.

Add some register definitions for other shim register bits.

Signed-off-by: Liam Girdwood <liam.r.girdwood@linux.intel.com>
Signed-off-by: Jie Yang <yang.jie@intel.com>
Signed-off-by: Mark Brown <broonie@linaro.org>
sound/soc/intel/sst-dsp.h diff | blob | history
John Crispins staging tree