projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 9cc2570) | patch
[media] r820t: proper initialize the PLL register
authorMauro Carvalho Chehab <mchehab@redhat.com>
Wed, 10 Apr 2013 18:54:46 +0000 (15:54 -0300)
committerMauro Carvalho Chehab <mchehab@redhat.com>
Wed, 17 Apr 2013 00:32:27 +0000 (21:32 -0300)
commitd75d538899da00bdf8f152c65a99eda1ab59daa3
treeac90e2118786afbc380968f56c22f0b2cd27af58tree | snapshot
parent9cc2570a1dd74c22b4644b325257cf92d4cdb031commit | diff
[media] r820t: proper initialize the PLL register

The rtl-sdr library, from where this driver was initially
based, doesn't use half PLL clock, but this is used on
the Realtek Kernel driver. So, also do the same here.

Signed-off-by: Mauro Carvalho Chehab <mchehab@redhat.com>
Tested-by: Antti Palosaari <crope@iki.fi>
drivers/media/tuners/r820t.c diff | blob | history
drivers/media/tuners/r820t.h diff | blob | history
John Crispins staging tree