projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: d52fb01) | patch
clk: imx8mm: GPT1 clock mux option #5 should be sys_pll1_80m
authorAnson Huang <Anson.Huang@nxp.com>
Wed, 26 Jun 2019 01:28:03 +0000 (09:28 +0800)
committerShawn Guo <shawnguo@kernel.org>
Sat, 3 Aug 2019 07:16:04 +0000 (09:16 +0200)
commitd4c5792e2a4afbde62c7e8b38025351f173d30cd
tree63222eb6d55780d3f6c7c84fc1c0403710bc1ab0tree | snapshot
parentd52fb0193ffb78a4a21a095bd9dbf6ec4058bd71commit | diff
clk: imx8mm: GPT1 clock mux option #5 should be sys_pll1_80m

i.MX8MM's GPT1 clock mux option #5 should be sys_pll1_80m,
NOT sys_pll1_800m, correct it.

Fixes: ba5625c3e272 ("clk: imx: Add clock driver support for imx8mm")
Signed-off-by: Anson Huang <Anson.Huang@nxp.com>
Signed-off-by: Shawn Guo <shawnguo@kernel.org>
drivers/clk/imx/clk-imx8mm.c diff | blob | history
John Crispins staging tree