projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: dd203fa) | patch
ALSA: virtuoso: configure correct master clock frequency on the CS2000
authorClemens Ladisch <clemens@ladisch.de>
Mon, 10 Jan 2011 15:07:11 +0000 (16:07 +0100)
committerTakashi Iwai <tiwai@suse.de>
Mon, 10 Jan 2011 15:46:17 +0000 (16:46 +0100)
commitd353eaa9a8133cdad8c1da23c84f9f529a23f0c2
tree12ce94153ebd6427da811575e353a0a259a58cfdtree | snapshot
parentdd203fa97bd5df18dbb0af5acf3e9a8beea33f74commit | diff
ALSA: virtuoso: configure correct master clock frequency on the CS2000

The clock output of the CS2000, which is used as master clock for the
DACs, was using half the actual master clock frequency for some reason.
Using the theoretically correct frequency seems also to work in practice.

Signed-off-by: Clemens Ladisch <clemens@ladisch.de>
Signed-off-by: Takashi Iwai <tiwai@suse.de>
sound/pci/oxygen/xonar_pcm179x.c diff | blob | history
John Crispins staging tree