projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 9cf9b84) | patch
r8169: speed up rtl_loop_wait
authorHeiner Kallweit <hkallweit1@gmail.com>
Sat, 4 May 2019 13:20:38 +0000 (15:20 +0200)
committerDavid S. Miller <davem@davemloft.net>
Sun, 5 May 2019 17:52:02 +0000 (10:52 -0700)
commitd1f5050b4549fbacd3b3e60126b3bb7270ad8dd1
tree7f08003dd3e49d01ff13329a7fd390e8c6cf41c0tree | snapshot
parent9cf9b84cc701c791a4d864ae61b673059ea32d04commit | diff
r8169: speed up rtl_loop_wait

When testing I figured out that most operations signal finish even
before we trigger the first delay. Seems like PCI(e) access and
memory barriers typically add enough latency. Therefore move the
first delay after the first check.

Signed-off-by: Heiner Kallweit <hkallweit1@gmail.com>
Signed-off-by: David S. Miller <davem@davemloft.net>
drivers/net/ethernet/realtek/r8169.c diff | blob | history
John Crispins staging tree