drm/i915/skl: Restore pipe interrupt registers after power well enabling
authorDamien Lespiau <damien.lespiau@intel.com>
Fri, 6 Mar 2015 18:50:51 +0000 (18:50 +0000)
committerDaniel Vetter <daniel.vetter@ffwll.ch>
Tue, 17 Mar 2015 21:30:07 +0000 (22:30 +0100)
commitd14c03431340d0913f067ab18b6444e0f41d4f80
tree5358e700e45e1d23fb29ad92f8e926267847d556
parent510e6fdd8f796666ec6a8539b01b5e5e72913046
drm/i915/skl: Restore pipe interrupt registers after power well enabling

The pipe interrupt registers are in the actual pipe power well, so we
need to restore them when re-enable the corresponding power well.

I've also copied what we do on HSW/BDW for VGA, even if the we haven't
enabled unclaimed registers just yet.

v2: Don't run skl_power_well_post_enable() if the power well is already
    enabled (Paulo)

Signed-off-by: Damien Lespiau <damien.lespiau@intel.com>
Reviewed-by: Paulo Zanoni <paulo.r.zanoni@intel.com>
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
drivers/gpu/drm/i915/i915_irq.c
drivers/gpu/drm/i915/intel_runtime_pm.c