projects / openwrt / staging / ansuel.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 15e8d2e) | patch
time.c: Timer enable registers are only 8bit width.
authorLars-Peter Clausen <lars@metafoo.de>
Sun, 11 Apr 2010 16:24:06 +0000 (16:24 +0000)
committerLars-Peter Clausen <lars@metafoo.de>
Sun, 11 Apr 2010 16:24:06 +0000 (16:24 +0000)
commitd1031cd8610e12842b551431e694c7bceebbab6c
tree6c7a16b03454bb7611606f223cb713424295e378tree | snapshot
parent15e8d2e0b7e28d0a1ae8ffc848ca5b35e82362decommit | diff
time.c: Timer enable registers are only 8bit width.

SVN-Revision: 20796
target/linux/xburst/files-2.6.32/arch/mips/jz4740/time.c diff | blob | history
Staging tree of Christian Marangi