projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: c64c65d) | patch
clk: tegra: Add missing spinlock for hclk and pclk
authorPeter De Schrijver <pdeschrijver@nvidia.com>
Thu, 7 Feb 2013 16:37:35 +0000 (18:37 +0200)
committerStephen Warren <swarren@nvidia.com>
Tue, 12 Feb 2013 17:29:13 +0000 (10:29 -0700)
commitd076a206b2dfa8ef7a735289fe1221e77d1fa83f
treed579f122ee8adadadf09dec5e01984e67837367atree | snapshot
parentc64c65d494ade53fa41fb0b980381807743b5095commit | diff
clk: tegra: Add missing spinlock for hclk and pclk

The hclk and pclk clocks are controlled by the same register. Hence a lock is
required to avoid corruption.

Signed-off-by: Peter De Schrijver <pdeschrijver@nvidia.com>
Acked-by: Mike Turquette <mturquette@linaro.org>
Reviewed-by: Prashant Gaikwad <pgaikwad@nvidia.com>
Signed-off-by: Stephen Warren <swarren@nvidia.com>
drivers/clk/tegra/clk-tegra20.c diff | blob | history
drivers/clk/tegra/clk-tegra30.c diff | blob | history
John Crispins staging tree