projects / openwrt / staging / jow.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 42b3fdf) | patch
ath79: ar913x: fix eth pll register
authorChuanhong Guo <gch981213@gmail.com>
Sun, 12 Aug 2018 13:13:31 +0000 (21:13 +0800)
committerMathias Kresin <dev@kresin.me>
Mon, 13 Aug 2018 06:37:19 +0000 (08:37 +0200)
commitcf50f720695eb2d9d232a588b5a7f4959ef3fcee
tree8f7a0efe94226da9beb1f30cd2532679636ae156tree | snapshot
parent42b3fdf9812f799c07bd30899a2bb2cff7d1a200commit | diff
ath79: ar913x: fix eth pll register

PLL for eth0 internal clock on ar913x is at 0x18050014
and AR913X_ETH0_PLL_SHIFT is 20 instead of 17

Signed-off-by: Chuanhong Guo <gch981213@gmail.com>
target/linux/ath79/dts/ar9132.dtsi diff | blob | history
Staging tree of Jo-Philipp Wich