projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: bc4725d) | patch
clk: renesas: r8a7796: Add DRIF clock
authorRamesh Shanmugasundaram <ramesh.shanmugasundaram@bp.renesas.com>
Thu, 13 Oct 2016 09:31:48 +0000 (10:31 +0100)
committerGeert Uytterhoeven <geert+renesas@glider.be>
Wed, 2 Nov 2016 19:39:55 +0000 (20:39 +0100)
commitcf31bc71c0f8cdf9c6529ff49b4928ea27b652e2
treebd1546c863dba2a4a4be1b4177cd23f2de25f136tree | snapshot
parentbc4725d9029e2c8205fbaf1105e193d1c4e463bbcommit | diff
clk: renesas: r8a7796: Add DRIF clock

This patch adds DRIF module clocks for r8a7796 SoC.

Signed-off-by: Ramesh Shanmugasundaram <ramesh.shanmugasundaram@bp.renesas.com>
Acked-by: Stephen Boyd <sboyd@codeaurora.org>
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
drivers/clk/renesas/r8a7796-cpg-mssr.c diff | blob | history
John Crispins staging tree