projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 84558ff) | patch
clk: qcom: ipq806x: Fix board clk rates
authorStephen Boyd <sboyd@codeaurora.org>
Thu, 10 Nov 2016 01:08:28 +0000 (17:08 -0800)
committerStephen Boyd <sboyd@codeaurora.org>
Thu, 10 Nov 2016 01:10:32 +0000 (17:10 -0800)
commitcbf2e548ca8ad4bb274d014e9a70bd841d29948e
tree2a96bb0a385ea5cae53c845266b9f2f989989fa2tree | snapshot
parent84558ff77067e761e9e1bc70fff79079c12d5ac9commit | diff
clk: qcom: ipq806x: Fix board clk rates

The clocks on these boards run at 25 MHz, not 19.2 and 27 like
other platforms. Unfortunately I copy/pasted from other similar
SoCs but forgot this one is different. Fix it.

Fixes: a085f877a882 ("clk: qcom: Move cxo/pxo/xo into dt files")
Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
drivers/clk/qcom/gcc-ipq806x.c diff | blob | history
John Crispins staging tree