projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 374e700) | patch
ARM: shmobile: sh73a0 dtsi: Add L2 cache-controller node
authorGeert Uytterhoeven <geert+renesas@glider.be>
Mon, 23 Nov 2015 13:56:00 +0000 (14:56 +0100)
committerSimon Horman <horms+renesas@verge.net.au>
Wed, 25 Nov 2015 01:42:38 +0000 (10:42 +0900)
commitc8d9fdbe2d648caaa510d45dc13eba2e9957140b
tree5ffdb3d00330f7df26039f04c4155b3f6ba4b69ctree | snapshot
parent374e70075e58acfe922869aad1202b29f8fb76f5commit | diff
ARM: shmobile: sh73a0 dtsi: Add L2 cache-controller node

Add the missing L2 cache-controller node, and link the CPU nodes to it.
This will allow migration to the generic l2c OF initialization.

The L2 cache is an ARM L2C-310 (r3p1), of size 512 KiB (64 KiB x 8
ways).

Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
arch/arm/boot/dts/sh73a0.dtsi diff | blob | history
John Crispins staging tree