projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 707d33c) | patch
clk: hisilicon: add CRG driver for Hi3516CV300 SoC
authorPan Wen <wenpan@hisilicon.com>
Mon, 14 Nov 2016 02:49:54 +0000 (10:49 +0800)
committerStephen Boyd <sboyd@codeaurora.org>
Mon, 14 Nov 2016 20:04:39 +0000 (12:04 -0800)
commitc80dfd9bf54e178207b7bd124b0dd5e2453b87fe
treead4400fa554448fdb4477ce0526a434d4bd0962atree | snapshot
parent707d33cb0b731472b7564d9fad8d45cbbd7fece3commit | diff
clk: hisilicon: add CRG driver for Hi3516CV300 SoC

Add CRG driver for Hi3516CV300 SoC. CRG(Clock and Reset
Generator) module generates clock and reset signals used
by other module blocks on SoC.

Signed-off-by: Pan Wen <wenpan@hisilicon.com>
Signed-off-by: Jiancheng Xue <xuejiancheng@hisilicon.com>
Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
drivers/clk/hisilicon/Kconfig diff | blob | history
drivers/clk/hisilicon/Makefile diff | blob | history
drivers/clk/hisilicon/crg-hi3516cv300.c [new file with mode: 0644] blob
include/dt-bindings/clock/hi3516cv300-clock.h [new file with mode: 0644] blob
John Crispins staging tree