projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 8adfb08) | patch
clk: sunxi-ng: Add A31/A31s clocks
authorChen-Yu Tsai <wens@csie.org>
Thu, 25 Aug 2016 06:21:59 +0000 (14:21 +0800)
committerMaxime Ripard <maxime.ripard@free-electrons.com>
Thu, 25 Aug 2016 20:31:43 +0000 (22:31 +0200)
commitc6e6c96d8fa6f21e80e625bdf56c9ef580f43acb
tree9f2246623ef2ed3cfa0fc08f3ee312e02ed19284tree | snapshot
parent8adfb08605a99d742853ff8cf4da5bc68db2028acommit | diff
clk: sunxi-ng: Add A31/A31s clocks

Add a new style driver for the clock control unit in Allwinner A31/A31s.

A few clocks are still missing:

    - MIPI PLL's HDMI mode support
    - EMAC clock

Signed-off-by: Chen-Yu Tsai <wens@csie.org>
Acked-by: Rob Herring <robh@kernel.org>
Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com>
Documentation/devicetree/bindings/clock/sunxi-ccu.txt diff | blob | history
drivers/clk/sunxi-ng/Kconfig diff | blob | history
drivers/clk/sunxi-ng/Makefile diff | blob | history
drivers/clk/sunxi-ng/ccu-sun6i-a31.c [new file with mode: 0644] blob
drivers/clk/sunxi-ng/ccu-sun6i-a31.h [new file with mode: 0644] blob
include/dt-bindings/clock/sun6i-a31-ccu.h [new file with mode: 0644] blob
include/dt-bindings/reset/sun6i-a31-ccu.h [new file with mode: 0644] blob
John Crispins staging tree