projects / openwrt / staging / dangole.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 46fbe55) | patch
mediatek: filogic: refresh config
authorAleksander Jan Bajkowski <olek2@wp.pl>
Sat, 22 Oct 2022 14:13:32 +0000 (16:13 +0200)
committerDaniel Golle <daniel@makrotopia.org>
Sat, 5 Nov 2022 14:02:13 +0000 (14:02 +0000)
commitc4f63f7364c572fe32fbeb48098bdcb9ca7247ed
tree55a50b07cbc816933e454345d51e7e157c524342tree | snapshot
parent46fbe55971c0e42bc1603bca424f3ff5384f15a6commit | diff
mediatek: filogic: refresh config

This was done by executing these command:
$ time make kernel_oldconfig CONFIG_TARGET=subtarget

Signed-off-by: Aleksander Jan Bajkowski <olek2@wp.pl>
target/linux/mediatek/filogic/config-5.15 diff | blob | history
Staging tree of Daniel Golle