projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: d54b70f) | patch
mlxsw: reg: Add Router Interface Counter Register
authorArkadi Sharshevsky <arkadis@mellanox.com>
Tue, 28 Mar 2017 15:24:14 +0000 (17:24 +0200)
committerDavid S. Miller <davem@davemloft.net>
Wed, 29 Mar 2017 00:11:55 +0000 (17:11 -0700)
commitba73e97a6376c2e0522ff372f2555388deab8ce6
treeba64e57c5ab7a0a2a078a8754e0576b9b12b1883tree | snapshot
parentd54b70feb696f0d110626438432d0acec3cb4752commit | diff
mlxsw: reg: Add Router Interface Counter Register

The RICNT register retrieves per port performance counter. It will be
used to query the router interfaces statistics.

Signed-off-by: Arkadi Sharshevsky <arkadis@mellanox.com>
Signed-off-by: Jiri Pirko <jiri@mellanox.com>
Signed-off-by: David S. Miller <davem@davemloft.net>
drivers/net/ethernet/mellanox/mlxsw/reg.h diff | blob | history
John Crispins staging tree