projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: b78cd16) | patch
sc16is7xx: fix incorrect register bits macro
authorWills Wang <wills.wang@live.com>
Sun, 20 Dec 2015 04:55:23 +0000 (12:55 +0800)
committerGreg Kroah-Hartman <gregkh@linuxfoundation.org>
Sun, 7 Feb 2016 06:46:17 +0000 (22:46 -0800)
commitb7ed5161f17a39ed09fd799a919b5f6de688251d
tree7c7c84442139a5217ea4bc8e853fc9c5a138ed38tree | snapshot
parentb78cd1691404ca26ea7ede3d899b8bd2482da745commit | diff
sc16is7xx: fix incorrect register bits macro

In datasheet, Modem Status Register MSR[4-7] reflect the modem pins
CTS/DSR/RI/CD signal state.

Signed-off-by: Wills Wang <wills.wang@live.com>
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
drivers/tty/serial/sc16is7xx.c diff | blob | history
John Crispins staging tree