projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 983d7be) | patch
dma/ste_dma40: Fixup clock usage during probe
authorUlf Hansson <ulf.hansson@linaro.org>
Thu, 23 Aug 2012 11:41:58 +0000 (13:41 +0200)
committerVinod Koul <vinod.koul@linux.intel.com>
Fri, 31 Aug 2012 00:31:55 +0000 (06:01 +0530)
commitb707c65865e74b5cd98c66cb67fda8543248cb3b
treea021c829d46f8589f2a21924661127bb19adadedtree | snapshot
parent983d7beb7de4ba7c715ea62e982c9fe54fa554a1commit | diff
dma/ste_dma40: Fixup clock usage during probe

Fixup some errorhandling for clocks during probe and make sure
to use clk_prepare as well as clk_enable.

Signed-off-by: Ulf Hansson <ulf.hansson@linaro.org>
Acked-by: Linus Walleij <linus.walleij@linaro.org>
Signed-off-by: Vinod Koul <vinod.koul@linux.intel.com>
drivers/dma/ste_dma40.c diff | blob | history
John Crispins staging tree