projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: cbb3ea4) | patch
staging: fsl-dpaa2/eth: Check SGT final bit is present
authorIoana Radulescu <ruxandra.radulescu@nxp.com>
Wed, 11 Oct 2017 13:29:45 +0000 (08:29 -0500)
committerGreg Kroah-Hartman <gregkh@linuxfoundation.org>
Wed, 18 Oct 2017 14:45:18 +0000 (16:45 +0200)
commitb63baf7137688ff7989829137dab8fd548fa9399
tree643e3d0018b4eaedadfa3fab117c811ecd8bd8fatree | snapshot
parentcbb3ea40fc495bf04070200b35c1c4cd05d11bd3commit | diff
staging: fsl-dpaa2/eth: Check SGT final bit is present

For scatter-gather ingress frames, we expect to receive
a list of fragments from the hardware, last of which is
marked with a "final" bit.

Add a check to make sure the Rx frame has this bit set
correctly; there's not much we can do in case of a
malformed frame, but at least issue a warning.

Signed-off-by: Ioana Radulescu <ruxandra.radulescu@nxp.com>
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
drivers/staging/fsl-dpaa2/ethernet/dpaa2-eth.c diff | blob | history
John Crispins staging tree