projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 0749698) | patch
clk: renesas: rz: Select EXTAL vs USB clock
authorChris Brandt <chris.brandt@renesas.com>
Fri, 2 Sep 2016 02:32:25 +0000 (22:32 -0400)
committerGeert Uytterhoeven <geert+renesas@glider.be>
Mon, 5 Sep 2016 12:16:25 +0000 (14:16 +0200)
commitb452dfe92f651601d04d7b122d5b96e74d7ae030
tree5fea9e92a904098003c2d096a4383a0bcf76f487tree | snapshot
parent074969813350cda4c624a585489cc1b3550414bccommit | diff
clk: renesas: rz: Select EXTAL vs USB clock

Check the MD_CLK pin to determine the current clock mode in order to set
the pll clock parent correctly.

Signed-off-by: Chris Brandt <chris.brandt@renesas.com>
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
drivers/clk/renesas/clk-rz.c diff | blob | history
John Crispins staging tree