projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: d407bc0) | patch
sh_eth: Fix access to TRSCER register
authorNobuhiro Iwamatsu <nobuhiro.iwamatsu.yj@renesas.com>
Thu, 8 Jan 2015 06:25:07 +0000 (15:25 +0900)
committerDavid S. Miller <davem@davemloft.net>
Fri, 9 Jan 2015 04:06:54 +0000 (20:06 -0800)
commitb284fbe3b3ef9cf8e03d90b576d17fe646312d6f
tree205daa34a9d9b98389a24a805396241ddcdb9f5etree | snapshot
parentd407bc0203539031725b08e6295c7db1371bb759commit | diff
sh_eth: Fix access to TRSCER register

TRSCER register is configured differently by SoCs. TRSCER of R-Car Gen2 is
RINT8 bit only valid, other bits are reserved bits. This removes access to
TRSCER register reserve bit by adding variable trscer_err_mask to
sh_eth_cpu_data structure, set the register information to each SoCs.

Signed-off-by: Nobuhiro Iwamatsu <nobuhiro.iwamatsu.yj@renesas.com>
Signed-off-by: David S. Miller <davem@davemloft.net>
drivers/net/ethernet/renesas/sh_eth.c diff | blob | history
drivers/net/ethernet/renesas/sh_eth.h diff | blob | history
John Crispins staging tree