projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 6f465a8) | patch
drm/i915: Fix typo for wrong LVDS clock setting on IGDNG
authorZhenyu Wang <zhenyuw@linux.intel.com>
Sat, 19 Sep 2009 06:54:06 +0000 (14:54 +0800)
committerJesse Barnes <jbarnes@virtuousgeek.org>
Thu, 17 Sep 2009 21:30:14 +0000 (14:30 -0700)
commitb09aea7fb38f328c02e9f9b79617cabed02455e4
treeaa85ac56e90308aed425eb1a40016639ca8eab13tree | snapshot
parent6f465a8925016633891f5bf030f9c37036529b39commit | diff
drm/i915: Fix typo for wrong LVDS clock setting on IGDNG

New register for PCH LVDS on IGDNG should be used.
This is a copy-n-paste typo. This fixes possible dual
channel LVDS panel failure on IGDNG.

Cc: Stable Team <stable@kernel.org>
Signed-off-by: Zhenyu Wang <zhenyuw@linux.intel.com>
Signed-off-by: Jesse Barnes <jbarnes@virtuousgeek.org>
drivers/gpu/drm/i915/intel_display.c diff | blob | history
John Crispins staging tree