projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: bb6d3fb) | patch
bus: ti-sysc: Fix 1-wire reset quirk
authorTony Lindgren <tony@atomide.com>
Mon, 24 Feb 2020 20:58:03 +0000 (12:58 -0800)
committerTony Lindgren <tony@atomide.com>
Wed, 26 Feb 2020 18:03:35 +0000 (10:03 -0800)
commitaec551c7a00fb7eae049c0c4cc3208ca53e26355
treefaab19ccbdc17c477ef45f7644d21e902ba3009dtree | snapshot
parentbb6d3fb354c5ee8d6bde2d576eb7220ea09862b9commit | diff
bus: ti-sysc: Fix 1-wire reset quirk

Because of the i2c quirk we have the reset quirks named in a confusing
way. Let's fix the 1-wire quirk accordinlyg. Then let's switch to using
better naming later on.

Fixes: 4e23be473e30 ("bus: ti-sysc: Add support for module specific reset quirks")
Signed-off-by: Tony Lindgren <tony@atomide.com>
drivers/bus/ti-sysc.c diff | blob | history
John Crispins staging tree