projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 86c9ffc) | patch
cxl: Configure the PSL for two CAPI ports on POWER8NVL
authorPhilippe Bergheaud <felix@linux.vnet.ibm.com>
Thu, 31 Mar 2016 09:19:28 +0000 (11:19 +0200)
committerMichael Ellerman <mpe@ellerman.id.au>
Mon, 11 Apr 2016 10:30:46 +0000 (20:30 +1000)
commitaa14138a51ca42eada706d4b9635bd32d1e09ced
treee72b91e5712e1c8b6ef742d94ba0dbf976ddd585tree | snapshot
parent86c9ffcc1ed17497a5df473232a7e654fa8cfa1fcommit | diff
cxl: Configure the PSL for two CAPI ports on POWER8NVL

The POWER8NVL chip has two CAPI ports.  Configure the PSL to route
data to the port corresponding to the CAPP unit.

Signed-off-by: Philippe Bergheaud <felix@linux.vnet.ibm.com>
Signed-off-by: Michael Ellerman <mpe@ellerman.id.au>
drivers/misc/cxl/pci.c diff | blob | history
John Crispins staging tree